Engineering Support
Community moderator- Following 0 users
- Followed by 1 user
- Votes 10
- Subscriptions 784
Comments
Recent activity by Engineering Support-
Could you please provide your wiring diagram for the display? I also wanted to ask is your LTDC configuration setup for 24-bit RGB interface?
-
Hi Furkan, Thank you for the date codes. I wanted to ask what your RGB mode is? You need to correctly set the RGB interface mode to utilize the relevant pins. Some pins need to be connected to GND...
-
Thank you for testing the different settings. Could I get a picture of the back of the display? This is so I can see the date code.
-
Could you also try to change the Data Enable Polarity to active high?
-
Hi Furkan, Can you try setting the Data Enable Polarity as active high and see if that fixes the issue? Could I also get a picture of the back of the old screen that worked so I can check the dat...
-
Official comment Hello, Thank you for the feedback! Glad to see you got your screen working.
-
Official comment Hi Furkan, Is your CLKIN signal using the rising edge? This could be causing the harsh lines for gradients.
-
Thank you for the suggestion, Niksa. We'll keep that in mind.
-
Official comment Hi Niksa, The screen you have is an older version which is REV2A. There was an engineering change notification for the NHD-2-4-240320AF-CSXP display back in June 17, 2025. You can find more informa...
-
Hi Abeer, Thank you for the clarification. Yes, your updated calculations look correct. Pixel Clock: 18.216 MHz DSI Byte Lane Clock: 36.432 MHz DSI PHY Clock (Bit Clock): 291.456 MHz