

132 x 65 Dot Matrix LCD Driver

MAR. 15, 2004 Version 1.8

SUNPLUS TECHNOLOGY CO. reserves the right to change this documentation without prior notice. Information provided by SUNPLUS TECHNOLOGY CO. is believed to be accurate and reliable. However, SUNPLUS TECHNOLOGY CO. makes no warranty for any errors which may appear in this document. Contact SUNPLUS TECHNOLOGY CO. to obtain the latest version of device specifications before placing your order. No responsibility is assumed by SUNPLUS TECHNOLOGY CO. for any infringement of patent or other rights of third parties which may result from its use. In addition, SUNPLUS products are not authorized for use as critical components in life support devices/ systems or aviation devices/systems, where a malfunction or failure of the product may reasonably be expected to result in significant injury to the user, without the express written approval of Sunplus.



Table of Contents

PAGE

1.	GENE	RAL DESCRIPTION	. 4
2.	FEAT	URES	4
3.	BLOC	CK DIAGRAM	. 5
4.	SIGN	AL DESCRIPTIONS	6
	4.1.	Power Supply PINs	. 6
	4.2.	LCD POWER SUPPLY CIRCUIT TERMINALS	. 6
	4.3.	SYSTEM BUS CONNECTION TERMINALS	. 7
	4.4.	LIQUID CRYSTAL DRIVE TERMINALS	. 9
	4.5.	TEST TERMINALS	. 9
5.	FUNC	TIONAL DESCRIPTIONS	10
	5.1.	THE MPU INTERFACE	10
	5.2.	THE CHIP SELECT	.11
	5.3.	ACCESSING THE DISPLAY DATA RAM AND THE INTERNAL REGISTERS	.11
	5.4.	THE BUSY FLAG	.11
	5.5.	DISPLAY DATA RAM	12
	5.6.	THE DISPLAY DATA LATCH CIRCUIT	13
	5.7.	THE OSCILLATOR CIRCUIT	13
	5.8.	THE COMMON OUTPUT STATUS SELECT	13
	5.9.	DISPLAY TIMING GENERATOR CIRCUIT	13
	5.10.	THE LIQUID CRYSTAL DRIVER CIRCUITS	14
		THE POWER SUPPLY CIRCUITS	
	5.12.	HIGH POWER MODE	19
	5.13.	THE INTERNAL POWER SUPPLY SHUTDOWN COMMAND SEQUENCE	19
	5.14.	REFERENCE CIRCUIT EXAMPLES	20
	5.15.	THE RESET CIRCUIT	23
6.	соми	MANDS	
	6.1.	DISPLAY ON/OFF	24
	6.2.	DISPLAY START LINE SET	24
	6.3.	PAGE ADDRESS SET	24
	6.4.	COLUMN ADDRESS SET	25
	6.5.	STATUS READ	25
	6.6.	DISPLAY DATA WRITE	26
	6.7.	DISPLAY DATA READ	26
4	6.8.	ADC SELECT (SEGMENT DRIVER DIRECTION SELECT)	26
	6.9.	DISPLAY NORMAL/REVERSE	26
	6.10.	DISPLAY ALL POINTS ON/OFF	27
	6.11.	LCD BIAS SET	27
	6.12.	Read/Modify/Write	27
	6.13.	END	28
		RESET	
	6.15.	COMMON OUTPUT MODE SELECT	29
	6.16.	Power Controller Set	29

2



	. V $_5$ Voltage Regulator Internal Resistor Ratio Set	
6.18	. THE ELECTRONIC VOLUME (DOUBLE BYTE COMMAND)	30
6.19	. STATIC INDICATOR (DOUBLE BYTE COMMAND)	31
6.20	PAGE BLINKING (DOUBLE BYTE COMMAND)	31
6.21	. SET DRIVING MODE (DOUBLE BYTE COMMAND)	32
6.22	Power Save (Compound Command)	33
6.23	. NOP	
6.24	. TEST	
6.25	. TABLE 13 TABLE OF SPLC501C COMMANDS	35
7. COM	IMAND DESCRIPTION	37
7.1.	INSTRUCTION SETUP: REFERENCE (REFERENCE)	
7.2.	PRECAUTIONS ON TURNING OFF THE POWER	
8. ELE	CTRICAL SPECIFICATIONS	40
8.1.	Absolute Maximum Ratings	
8.2.	DC CHARACTERISTICS	41
8.3.	DISPLAY PATTERN OFF	
8.4.	DISPLAY PATTERN CHECKER	
8.5.	DISPLAY PATTERN CHECKER	
8.6.	TIMING CHARACTERISTICS	
8.7.	THE MPU INTERFACE (REFERENCE EXAMPLES)	50
8.8.	CONNECTIONS BETWEEN LCD DRIVERS (REFERENCE EXAMPLE)	51
8.9.	CONNECTIONS BETWEEN LCD DRIVERS (REFERENCE EXAMPLES)	52
8.10	. VLCD Voltage (Voltage between VDD to V5) relationship of V5 Voltage Regulator Internal Resistor Ratio Regi	STER AND
	ELECTRONIC VOLUME CONTROL REGISTER	52
9. PAC	KAGE/PAD LOCATIONS	53
9.1.	PAD ASSIGNMENT AND LOCATIONS	53
9.2.	ORDERING INFORMATION	53
10. DIS	CLAIMER	54
11. REV	/ISION HISTORY	55
FOR	ISION HISTORY	



132 x 65 DOT MATRIX LCD DRIVER

1. GENERAL DESCRIPTION

The SPLC501C, a single-chip dot matrix liquid crystal display drivers, is specially designed to connect directly with a microprocessor bus. The 8-bit parallel or serial display data sent from the microprocessor is stored in the internal display data RAM. It generates a liquid crystal drive signal independent of the microprocessor. Since the SPLC501C contains a 65 X 132 bits of display data RAM, a 1-to-1 correspondence between the liquid crystal panel pixels and the internal RAM bits, it is able to enable displays with a high degree of flexibility. The SPLC501C contains 65 common output circuits, 132 segment output circuits and therefore, a single chip can drive a 65 X 132 dot display (capable of displaying 8 columns X 4 rows of a 16 X 16 dot kanji font). In addition, the capacity of the display can also be extended through the use of master/slave structures between chips. The chips can save a great amount of power because no external operating clock is required for the display data RAM to read and write operations. Since each chip is equipped internally with a low-power liquid crystal driver power supply, resistors for liquid crystal driver power voltage adjustment and a display clock CR oscillator circuit, the SPLC501C can be used for creating the lowest power display system with the fewest components for high performance portable devices.
 2. FEATURES
 Direct display of RAM data through the display data RAM.

- - '1': Non-illuminated.

- uo X 132 = 8580 bits. Display driver circuits AFT Use Ontit SPLC501C: 65 million SPLC501C: 65 common outputs and 132 segment outputs.
- Static drive circuit equipped internally for indicators. (1 system, with variable flashing speed.)

- These chips not designed for resistance to light or Resistance to radiation.
- High-speed 8-bit MPU interface (capability to be connected directly to the both the 80 X 86 series MPUs and the 68000 series MPUs)/Serial interface are supported.
- Wide range of operating temperatures.
- CMOS process
- CR oscillator circuit equipped internally (External clock can also be input).
- Abundant command functions

Display data Read/Write, display ON/OFF, Normal/Reverse display mode, page address set, display start line set, column address set, status read, display all points ON/OFF, LCD bias set, electronic volume, read/modify/write, segment driver direction select, power saver, static indicator, common output status select, V₅ voltage regulation internal resistor ratio set.

■ Low-power liquid crystal display power supply circuit equipped internally.

Booster circuit (with Boost ratios of Double/Triple/Quad, where the step-up voltage reference power supply can be input externally).

High-accuracy voltage adjustment circuit

- (Thermal gradient -0.05%/°C or external input).
- V₅ voltage regulator resistors equipped internally,
- V4-1 voltage divider resistors equipped internally, electronic volume function equipped internally, voltage follower.
- Driving Mode register provided for different size panel loading.
- Extremely low power consumption.
- Low operating power when the built-in power supply is used Power supply

Operable on the low 2.4 voltage

Logic power supply VDD - VSS = 2.4V to 5.5V


Boost reference voltage: VDD - VSS2 = 2.4V to 6.0V

Liquid crystal drive power supply: VDD - V₅ = 4.5V to 12V

Product Name	Duty	Bias	SEG Dr	COM Dr	VREG Temperature Gradient	Shipping Forms
SPLC501C	1/65	1/9, 1/7	132	65	-0.05%/ ℃	Bare Chip with Gold Bump



3. BLOCK DIAGRAM





4. SIGNAL DESCRIPTIONS

4.1. Power Supply PINs

Mnemonic	PIN No.	Туре	Description
VDD	12	Р	VDD Shared with MPU power supply terminal VCC
VSS	11	Р	0V terminal connected to the system GND.
VSS2	4	Р	A reference power supply for the step-up voltage circuit for the liquid crystal drive
V _{RS}	1	Ρ	The external-input V_{REG} power supply for the LCD power supply voltage regulator. These can only be enabled for the models with the V_{REG} external input option.
V ₁ , V ₂ , V ₃ , V ₄ , V ₅	10	Ρ	A multi-level power supply for the liquid crystal drive. The voltage applied is determined by the liquid crystal cell, and is changed through the use of a resistive voltage divided or through changing the impedance using an op. amp. Voltage levels are determined based on VDD, and must maintain the relative magnitudes shown below. VDD (= V ₀) \geq V ₁ \geq V ₂ \geq V ₃ \geq V ₄ \geq V ₅ Master operation: When the power supply turns ON, the internal power supply circuits generate the V ₁ to V ₄ voltages shown below. The voltage settings are selected by the LCD bias command. $\boxed{\begin{array}{c} V_1 & 1/9 \cdot V_5 & 1/7 \cdot V_5 \\ V_2 & 2/9 \cdot V_5 & 2/7 \cdot V_5 \\ V_3 & 7/9 \cdot V_5 & 5/7 \cdot V_5 \\ V_4 & 8/9 \cdot V_5 & 6/7 \cdot V_5 \\ \end{array}}$

P: Power Supply

4.2. LCD Power Supply Circuit Terminals

Mnemonic	PIN No.	Туре 🕥	Description
CAP1P	2	0110	DC/DC voltage converter. A capacitor is connected between this terminal and the CAP1N
	61	UK.	terminal.
CAP1N	2	0	DC/DC voltage converter. A capacitor is connected between this terminal and the CAP1P
			terminal.
CAP2P	2	0	DC/DC voltage converter. A capacitor is connected between this terminal and the CAP2N
		USE	terminal.
CAP2N	2	0	DC/DC voltage converter. A capacitor is connected between this terminal and the CAP2P
	- NG		terminal.
CAP3N	2	0	DC/DC voltage converter. A capacitor is connected between this terminal and the CAP1P
MA			terminal.
Vout	3	0	DC/DC voltage converter. A capacitor is connected between this terminal and VSS.
K V _R	2	I	Output voltage regulator terminal. Provides the voltage between VDD and V_5 through a resistive
			voltage divider. These are only enabled when the $V_{\rm 5}$ voltage regulator internal resistors are not
			used (IRS = 'L'). These cannot be used when the V_5 voltage regulator internal resistors are
			used (IRS = 'H').



4.3. System Bus Connection Terminals

Mnemonic	PIN No.	Туре	Description
DB7 - 0	8	I/O	This is an 8-bit bi-directional data bus that connects to an 8-bit or 16-bit standard MPU data bus.
(SI) (SCL)			When the serial interface is selected (PS = 'L'), DB7 serves as the serial data input terminal (SI)
			and DB6 serves as the serial clock input terminal (SCL). At the same time, DB5 - 0 are set to
			high impedance. When the chip select is inactive, DB0 to DB7 are set to high impedance.
A0P	1	I	This is connected to the least significant bit of the normal MPU address bus, and it determines
			whether the data bits are data or a command.
			A0P = 'H': Indicates DB7 - 0 is display data.
			A0P = 'L': Indicates DB7 - 0 is control data.
RESET	1	I	When RESET is set to 'L', the settings are initialized.
			The RESET signal level performs the reset operation.
CS1	2	I	This is the chip select signal. When $\overrightarrow{CS1}$ = 'L' and $CS2$ = 'H', the chip select becomes active,
CS2			and data/command I/O is enabled.
RD (EP)	1	I	When connected to an 8080 MPU, this is LOW active. This pin is connected to the RD signal of
			the 8080 MPU, and the SPLC501C data bus is in an output status when this signal is 'L'.
			When connected to a 6800 Series MPU, this is HIGH active. This is the 68000 Series MPU
			enable clock input terminal.
WR (RWP)	1	I	When connected to an 8080 MPU, this is LOW active. This terminal connects to the 8080 MPU
			WR signal. The signals on the data bus are latched at the rising edge of the WR signal.
			When connected to a 6800 Series MPU:
			This is the read/write control signal input terminal.
			When RWP = 'H': Read.
			When RWP = 'L': Write.
C86	1	_ L _ g	This is the MPU interface switch terminal.
		CO	C86 = 'H': 6800 Series MPU interface.
		ollus	C86 = 'L': 8080 MPU interface.
PS	1 S		This is the parallel data input/serial data input switch terminal.
			PS = 'H': Parallel data input.
			PS = 'L': Serial data input.
			The following applies depending on the PS status:
FORNEMH		1 US	PS Data/Command Data Read/Write Serial Clock
	GA	<i>b</i>	'H' A0P DB0 to DB7 RD , WR
	EN		'L' A0P SI(DB7) Write only SCL (DB6)
k.	7		
EW			When PS = 'L', DB0 to DB5 are high impedance. DB0 to DB5 may be 'H', 'L' or Open. RD
of Pur			(EP) and WR (RWP) are fixed to either 'H' or 'L'. With serial data input, RAM display data
K.			reading is not supported.
CLS	1	I	Terminal to select whether to enable or disable the display clock internal oscillator circuit.
			CLS = 'H': Internal oscillator circuit is enabled.
			CLS = 'L': Internal oscillator circuit is disabled (requires external input).
			When CLS = 'L', input the display clock through the CL terminal.
FR	1	I/O	This is the liquid crystal alternating current signal I/O terminal.
			MS = 'H': Output
			MS = 'L': Input
			When the SPLC501C chip is used in master/slave mode, the various FR terminals must be connected
			connected.



Mnemonic	PIN No.	Туре						Descrip	otion			
MS	1	I	This 1	termiı	nal select	ts the	master/slave	operatior	for the	SPLC50	1C chips	. Master operation
			outpu	ts the	timing si	ignals	that are require	ed for the	e LCD dis	play, whi	le slave o	operation inputs the
			timing	g sigr	als requi	ired f	or the liquid c	rystal dis	play, syr	nchronizir	ng the liq	uid crystal display
			syster	m.								
			MS =	'H': N	laster ope	eratio	า					
			MS =	'L': S	lave opera	ation						
			The fo	ollowi	ng is true	depe	nding on the M	S and CL	S status:			
			MS	CLS	Oscillat Circuit		Power Supply Circuit	CL	FR	FRS	DOF	
			'H'	'H'	Enable	ed	Enabled	Output	Output	Output	Output	
				'L'	Disable		Enabled	Input	Output	Output	Output	
								•				-
			'L'	'H'	Disable	ed	Disabled	Input	Input	Output	Input	
				'L'	Disable	ed	Disabled	Input	Input	Output	Input	
CL	1	I/O	This is	s the	display cl	ock in	put terminal					
							، nding on the M	S and CL	S status.			
			M		CLS	CL						
				-			_					
			'H	ł'	'H' 'L'	Outp Inpi						
						inpo						
			Ľ	.	'H'	Inp						
					'L'	Inp	ut					
			When	the	SPLC501	C chi	ps are used in	master/s	slave mod	de, the va	arious CL	terminals must be
			conne	ected.								
DOF	1	I/O	SON'			stal di	splay blanking o	control te	rminal.			
			MS =									
		CO.	MS =	'L': In	iput							
		ophie	When	the	SPLC501	C chi	p is used in ma	aster/slav	e mode,	the vario	us DOF	terminals must be
	S		conne	ected.								
FRS	1	0	This i	is the	output te	ermin	al for the station	drive.	This term	ninal is o	nly enabl	ed when the static
			indica	tor di	splay is 0	DN wl	nen in master o	peration	mode, ar	nd is use	d in conju	unction with the FR
		0	termir	nal.								
IRS	1	100	This t	ermin	al selects	the r	esistors for the	V5 voltag	e level ad	ljustment		
	CAS	¹					resistors.					
	EN		_				nternal resistors					
14	2v				0		•			0		attached to the VR
CM/2]				•				•	n mode is	selected	I. It is fixed to either
IRS HEMH							peration mode i			u.e. v	al as - 1-2	daži na
CHPM	1	I			•		erminal for the	power su	pply circu	it for liqui	a crystal (arive.
					': Normal							
					High pow							
			-			•			on mode i	is selecte	d. It is f	ixed to either 'H' or
			'L' wh	en the	e slave op	peratio	on mode is sele	cted.				
REF	1	I								pply circ	uit for liqu	id crystal drive.
							nce source fror					
							ce source from					
						•			n mode is	selected	d. It is fi	xed to either "H" or
			"L" wh	nen th	ie slave o	perati	on mode is sele	ected.				



4.4. Liquid Crystal Drive terminals

Mnemonic	PIN No.	Туре				Descripti	ion		
SEG131 - 0	132	0	-	-	-		-		of the contents of the
			display RAM and w	ith the FI	≺ signal, a sir ∣	-		1 VDD, V2	, V3, and V5.
			RAM DATA	FR			Voltage		-
					Normal I		Reverse [Display	a
			H	Н	VE	D	V2		-
			Н	L	V	5	V ₃		-
			L	Н	V	2	VDI)	-
			L	L	V	3	V5		-
			Power save	-		V	DD		
COM63 - 0	64	0	These are the liquid	d crystal o	common drive	e outputs.			
			Part No.		СОМ				
			SPLC501C	c	OM63 -0				
			Through a combina	ation of th	ne contents o	f the scan	data and with	the FR si	gnal, a single level is
			selected from VDD	, V ₁ , V ₄ , a	and V_5 .				
			Scan Data		FR	Outpu	ut Voltage		
			н		н		V ₅		
			н		L		VDD		
			L		н		V ₁		
			L 🔊		L		V ₄		
			Power Save		-		VDD		
COMS	2	,,,oCON	These are the COI	V output	terminals for	the indica	itor. Both ter	minals out	tput the same signal.
		n PI-	Leave these pins of	open if th	iey are not u	sed. Whe	en in master/s	lave mode	e, the same signal is
	5		output by both mas	ter and s	lave.				

4.5. Test Terminals

4.5. Test Termina	ls	OULA	
Mnemonic		Туре	Description
TEST		Ι	This is terminal for IC chip testing only.
TEST3, TEST4	2		These are terminals for IC chip testing only.
TEST5, TEST6	2	0	These are terminals for IC chip testing only.
FORNEWL			



5. FUNCTIONAL DESCRIPTIONS

5.1. The MPU Interface

5.1.1. Selecting the interface type

For SPLC501C, data transfers are accomplished through an 8-bit bi-directional data bus (DB7 - 0) or through a serial data input (SI). By selecting the PS terminal polarity to the 'H' or 'L', it is possible to select either parallel data input or serial data input as shown in Table 1.

Table 1

PS	CS1	CS2	A0P	RD	WR	C86	DB7	DB6	DB5 - 0
H: Parallel Input	CS1	CS2	A0P	RD	WR	C86	DB7	DB6	DB5 - 0
L: Serial Input	CS1	CS2	A0P	-	-	-	SI	SCL	(HiZ)

'-' indicates fixed to either 'H' or to 'L'

5.1.2. The parallel interface

When the parallel interface is selected (PS = 'H'), it is possible to connect directly to either an 8080-system MPU or a 6800 Series

MPU (as shown in Table 2) by selecting the C86 terminal to either 'H' or 'L'.

Table 2

C86	CS1	CS2	A0P	RD	WR	DB7 - 0
H: 6800 Series MPU Bus	CS1	CS2	A0P	EP	RWP	DB7 - 0
L: 8080 MPU Bus	CS1	CS2	A0P	RD	WR	DB7 - 0

Data bus signals are recognized by a combination of A0P, RD (EP), WR (RWP) signals, shown in Table 3.

Shared	6800 Series	8080	Series	F ormation
A0P	CUMP ^{LE} WRP	RD	WR	Function
1	1	0	1	Read the display data
1	0	1	0	Write the display data
0	Qui	0	1	Read Status
0	N ⁵ 0	1	0	Write control data (command)

5.1.3. The serial interface

When the serial interface is selected (PS = 'L') and when the chip is in active state ($\overline{CS1}$ = 'L' and $\overline{CS2}$ = 'H'), the serial data input (SI) and the serial clock input (SCL) can be received. The serial data is read from the serial data input pin at the rising edge of the serial clocks DB7, DB6 through DB0 in order. The data is converted to 8-bit parallel data at the rising edge of the eighth serial clock.

The A0P input determines whether the serial data input is display data or command data; when A0P = 'H', the data is display data, and when A0P = 'L', the data is command data. The A0P input is read and used for detecting every 8th rising edge of the serial clock after the chip is active.






Figure 1: serial interface signal chart.

Note1: When the chip is not active, the shift registers and counter are reset to their initial states. Note2: Reading is not acceptable in serial interface mode.

Note3: Caution is required on the SCL signal when it comes to line-end reflections and external noise. SUNPLUS recommends that operation should be rechecked on the actual equipment.


5.2. The Chip Select

The SPLC501C have two chip-select-terminals: CS1 and CS2. The MPU interface or the serial interface is enabled only when $\overline{\text{CS1}}$ = 'L' and CS2 = 'H'.

When the chip select is inactive, DB7 - 0 enter into a high impedance state, and the A0P, RD, and WR inputs are inactive. When the serial interface is selected, the shift register and the counter are reset.

5.3. Accessing the Display Data RAM and the Internal Registers

Data transferring at a high speed is ensured since the MPU is required to satisfy the cycle time (tcyc) requirement alone in accessing the SPLC501C. Wait time may not be considered. Also, in SPLC501C chips, each time data is sent from MPU. A type of pipeline process between LSIs is performed through the bus holder attached to the internal data bus. For example, when the MPU writes data to the display data RAM, once the data is stored in the bus holder, it is written to the display data RAM before the next data write cycle. Moreover, when the MPU reads the display data RAM, the first data read cycle (dummy) stores the read data in the bus holder, and then the data is read from the bus holder to the system bus at the next data read cycle. There is a certain restriction in the read sequence of the display data RAM. Note that data of the specified address is not generated by the read instruction issued immediately after the address setup. This data is generated in data read of the second time. Thus, a dummy read is required whenever the addresses setup or write cycle operation is conducted. This relationship is shown in Figure 2.



5.4. The Busy Flag

When the busy flag is '1', it indicates that the SPLC501C is running internal processes. At this moment, no command aside from a status read will be received. The busy flag is outputted to DB7 pin with the read instruction. If the cycle time (tcryc) is remained, it is not necessary to check for this flag before each command. This makes vast improvements in MPU processing capabilities possible.



5.5. Display Data RAM

5.5.1. Display data RAM

The display data RAM is a RAM that stores the dot data for the display. It has a 65 (8 page x 8 bit +1) x 132-bit structure. It is possible to access the desired bit by specifying the page address and the column address. Because, as is shown in Figure 3, the DB7 - 0 display data from the MPU corresponds to the liquid crystal display common direction, there are few constraints at the time of display data transfer when multiple SPLC501C chips are used. Therefore, display structures can be created easily and with a high degree of freedom.




Figure 3

Moreover, reading from and writing to the display RAM in the MPU side is performed through the I/O buffer, which is an independent operation from signal reading for the liquid crystal driver. Consequently, even if the display data RAM is accessed asynchronously during liquid crystal display, it will not cause adverse effects on the display (such as flickering).

S

5.5.2. The page address circuit

As shown in Figure 4, page address of the display data RAM is specified through the Page Address Set Command. The page address must be specified again when changing pages to perform access. Page address 8 (DB3, DB2, DB1, DB0 = 1, 0, 0, 0) is the page for the RAM region used only by the indicators, and only display data DB0 is used.

5.5.3. The column addresses

As is shown in Figure 4, the display data RAM column address is specified by the Column Address Set command. The specified column address is incremented (+1) with each display data read/write command. This allows the MPU display data to be accessed continuously. Moreover, the increment of column addresses stops with 83H. Because the column address depends ON the page address, it is necessary to re-specify both the page address and the column address when moving, for example, from page 0 column 83H to page 1 column 00H. Furthermore, as is shown in Table 4, the ADC command (segment driver direction select command) can be used to reverse the


relationship between the display data RAM column address and the segment output. Because of this, the constraints on the IC layout when the LCD module is assembled can be minimized.

Table 4

SEG Output	SEG0	SEG131
ADC '0'	0 (H) →	Column Address →83(H)
(DB0) '1'	83(H) ←	Column Address ← 0(H)

5.5.4. The line address circuit

The line address circuit, as shown in Figure 4, specifies the line address relating to the COM output when the contents of the display data RAM are displayed. Using the display start line address set command, which is normally the top line of the display can be specified. This is the COM0 output when the common output mode is normal and the COM63 output for SPLC501C when the common output mode is reversed. The display area is a 65-line area for the SPLC501C from the display start line address. If the line addresses are changed dynamically using the display start line address set command, screen scrolling, page swapping, ...etc. can be performed.





5.6. The Display Data Latch Circuit

The display data latch circuit temporarily stores the display data that is output to the liquid crystal driver circuit from the display data RAM. Because the display normal/reverse status, display ON/OFF status, and display all points ON/OFF commands control only the data within the latch, they do not change the data within the display data RAM itself.

5.7. The Oscillator Circuit

This is a CR-type oscillator that produces the display clock. The oscillator circuit is only enabled when MS = 'H' and CLS = 'H'. When CLS = 'L', the oscillation stops, and the display clock is input through the CL terminal.

5.8. The Common Output Status Select


In the SPLC501C chips, the COM output scan direction can be selected by the common output status select command (See Table 5.). Consequently, the constraints in IC layout at the time of LCD module assembly can be minimized.

able 5

Status	COM Scan Direction
Status	SPLC501C
Normal	COM0→COM63
Reverse	COM63→COM0

5.9. Display Timing Generator Circuit

The display timing generator circuit generates the timing signal to the line address circuit and the display data latch circuit using the display clock. The display data is latched into the display data latch circuit synchronized with the display clock, and is output to the data driver output terminal. Reading to the display data liquid crystal driver circuits is completely independent of accesses to the display data RAM by the MPU. Consequently, even if the display data RAM is accessed asynchronously during liquid crystal display, there is absolutely no adverse effect (such as flickering) on the display. Moreover, the display timing generator circuit generates the common timing and the liquid crystal alternating current signal (FR) from the display clock. It generates a drive-wave form using a 2-frame alternating current drive method, as is shown in Figure 5, for the liquid crystal drive circuit.



Two-frame alternating current drive-wave form (SPLC501C)

Figure 5



When multiple SPLC501C chips are used, the slave chips must be supplied the display timing signals (FR, CL, $\overrightarrow{\text{DOF}}$) from the master chip(s). Table 6 shows the status of the FR, CL, and $\overrightarrow{\text{DOF}}$ signals.

Table 6

Operating Mode	FR	CL	DOF
Master (MS = 'H'):			
The internal oscillator circuit is	Output	Output	Output
enabled (CLS = 'H')			
The internal oscillator circuit is	Output	Input	Output
disabled (CLS = 'L')			

Operating Mode	FR	CL	DOF
Slave (MS = 'L'):			
The internal oscillator circuit is	Input	Input	Input
enabled (CLS = 'H')			
The internal oscillator circuit is	Input	Input	Input
disabled (CLS = 'L')			

5.10. The Liquid Crystal Driver Circuits

These are a 197-channel (SPLC501C) that generates four voltage levels for driving the liquid crystal. The combination of the display data, the COM scan signals, and the FR signal produces the liquid crystal drive voltage output. Figure 6 shows examples of the SEG and COM output waveform.




Figure 6



5.11. The Power Supply Circuits

The power supply circuits are low-power consumption power supply circuits that generate the voltage levels for the liquid crystal drivers. They comprise Booster circuits, voltage regulator circuits, and voltage follower circuits. They are only enabled in master operation. The power supply circuits can turn the Booster circuits, the voltage regulator circuits, and the voltage follower circuits ON or OFF independently through the use of the Power Control Set command. Consequently, it is possible to make an external power supply and the internal power supply function in parallel. Table 7 shows the Power Control Set Command 3-bit data control functions, and Table 8 shows reference combinations.

Table 7 The Control Deta	of Each Bit	of the	Power Control
Set Command			

Set Command		
ltem		atus
	'1'	'0'
DB2 Booster circuit control bit	ON	OFF
DB1 Voltage regulator circuit		055
(V regulator circuit) control bit	ON OFF	
DB0 Voltage follower circuit	011 055	055
(V/F circuit) control bit	ON OFF	

Table 8 Reference Combinations

Use Settings	DB0	DB1	DB0	Step-up circuit	V regulator circuit	V/F circuit	External voltage input	Step-up Voltage SystemTerminal
Only the internal power supply is used	1	1	1	0	0	0	VSS2	Used
Only the V regulator circuit and the V/F circuit are used	0	1	1	х	0	0	V _{OUT} , VSS2	Open
Only the V/F circuit is used	0	0	1	х	х	0	V ₅ , VSS2	Open
Only the external power supply is used	0	0	0	х	х	х	V_1 to V_5	Open

Note1: The 'step-up system terminals' refer CAP1P, CAP1N, CAP2P, CAP2N, and CAP3N.

Note2: While other combinations, not shown above, are also possible, these combinations are not recommended because they have no practical use.


5.11.1. The step-up voltage circuits

Using the step-up voltage circuits equipped within the SPLC501C chips, it is possible to product a Quad step-up, a Triple step-up, and a Double step-up of the VDD - VSS2 voltage levels.

Quad step-up: Connect capacitor C1 between CAP1P and CAP1N, between CAP2P and CAP2N, between CAP1P and CAP3N, and between VSS2 and VOUT, to produce a voltage level in the negative direction at the VOUT terminal that is 4 times the voltage level between VDD and VSS2. Triple step-up: Connect capacitor C1 between CAP1P and CAP1N, between CAP2P and CAP2N and between VSS2 and VOUT, and short between CAP3N and VOUT to produce a voltage level in the negative direction at the VOUT terminal that is 3 times the voltage difference between VDD and VSS2.

Double step-up: Connect capacitor C1 between CAP1P and CAP1N, and between VSS2 and VOUT, leave CAP2P open, and short between CAP2N, CAP3N and VOUT to produce a voltage in the negative direction at the VOUT terminal that is twice the voltage between VDD and VSS2.





The step-up voltage relationships are shown in Figure 7.

Figure 7


Note: The VSS2 voltage range must be set so that the VOUT terminal voltage does not exceed the absolute maximum rate.

5.11.2. The voltage regulator circuit

The step-up voltage generated at Vour outputs the liquid crystal driver voltage V₅ through the voltage regulator circuit. Because the SPLC501C chips have an internal high-accuracy fixed voltage power supply with a 64-level electronic volume function and internal resistors for the V₅ voltage regulator, systems can be constructed without having to include high-accuracy voltage regulator circuit components. Moreover, in the SPLC501C, two types of thermal gradients have been prepared as V_{REG} options: (1) approximately -0.05%/C and (2) external input (supplied to the VRS terminal).

5.11.2 When the V₅ voltage regulator internal resistors are used

Through the use of the V₅ voltage regulator internal resistors and the electronic volume function, the liquid crystal power supply voltage, V₅, can be controlled by commands alone (without adding any external resistors), making it possible to adjust the liquid crystal display brightness. The V₅ voltage can be calculated using equation A-1 over the range where $|V_5| < |V_{OUT}|$.



 V_{REG} is the IC-internal fixed voltage supply, and its voltage at T_{A} = $25^\circ\!\mathbb{C}$ is as shown in Table 9.



Table 9

Equipment Type	Thermal Gradient	Units	VREG	Units
(1) Internal Power Supply	-0.05	[%/ °C]	-2.224	[V]
(2) External Input	-	-	VRS	[V]

 α is set to 1 level of 64 possible levels by the electronic volume function depending on the data set in the 6-bit electronic volume register. Table 10 shows the value for depending on the electronic volume register settings.

Table 10

DB5	DB4	DB3	DB2	DB1	DB0	α
0	0	0	0	0	0	63
0	0	0	0	0	1	62
0	0	0	0	1	0	61
:	:	:	:	:	:	:
1	1	1	1	0	1	2
1	1	1	1	1	0	1
1	1	1	1	1	1	0

Rb/Ra is the V₅ voltage regulator internal resistor ratio, and can be set to 8 different levels through the V₅ voltage regulator internal resistor ratio set command. The (1 + Rb/Ra) ratio assumes the values shown in Table 11 depending on the 3-bit data settings in the V₅ voltage regulator internal resistor ratio register.

 V_5 voltage regulator internal resistance ratio register value and (1 + Rb/Ra) ratio (Reference value)

Table	11			Ь
F	Registe	er	100	PLC501C be by Thermal Gradient
			GP [U	nits: %/°C]
DB2	DB1	DB0	(1) -0.05	(2) VREG External Input
0	0	Po	3.16	1.5
0 。	0	1	3.70	2.0
00	1	0	4.24	2.5
0	1	1	4.78	3.0
1	0	0	5.32	3.5
1	0	1	5.86	4.0
1	1	0	6.40	4.5
1	1	1	6.80	5.0

5.11.2.2. When an external resistance is used

(i.e., The V₅ Voltage Regulator Internal Resistors are not used) (1)

The liquid crystal power supply voltage V₅ can also be set without using the V₅ voltage regulator internal resistors (IRS terminal = 'L') by adding resistors Ra' and Rb' between VDD and VR, and between VR and V₅, respectively. When this is done, the use of the electronic volume function makes it possible to adjust the brightness of the liquid crystal display by controlling the liquid crystal power supply voltage V5 through commands. In the range where | V₅ | < | V_{OUT} |, the V₅ voltage can be calculated using equation B-1 based on the external resistance, Ra' and Rb'.




Figure 9

Setup example: When selecting $T_A = 25^{\circ}C$ and $V_5 = -7.0V$ for an SPLC501C model where the temperature gradient = $-0.05\%/^{\circ}C$. When the central value of the electron volume register is (DB5, DB4, DB3, DB2, DB1, DB0) = (1, 0, 0, 0, 0, 0), then α = 31 and V_{REG} = -2.1V. According to equation B-1:

$$V_{5} = \left\{1 + \frac{Rb'}{Ra'}\right\} \bullet V_{EN}$$
$$-7.0V = \left\{1 + \frac{Rb'}{Ra'}\right\} \bullet \left\{1 - \frac{\alpha}{162}\right\} \bullet (-2.1)$$
Equation B-2

Moreover, when the value of the current running through Ra' and Rb' is set to $5\mu\text{A},$

Ra' + Rb' =
$$1.4M\Omega$$
 Equation B-3

© Sunplus Technology Co., Ltd. Proprietary & Confidential



Consequently, by equations B-2 and B-3,

$$\frac{Rb'}{Ra'} = 3.12$$

Ra' = 340k Ω
Rb' = 1060k Ω


At this time, the V5 voltage variable range and notch width, based on the electron volume function, is as given in Table 12.

Table 1

V ₅	Min.	Тур.	Max.	Units
Variable	-8.6	-7.0	-5.3	5.4
Range	(63 levels)	(central value)	(0 level)	[V]
Notch width	-	52	-	[mV]

5.11.2.3. When external resistors are used (i.e. The V₅ Voltage Regulator Internal Resistors Are Not Used). (2)

When the external resistor described above are used, adding a variable resistor makes it possible to perform fine adjustments on Ra' and Rb', to set the liquid crystal drive voltage V₅. In this case, the use of the electronic volume function makes it possible to control the liquid crystal power supply voltage V₅ by commands to adjust the liquid crystal display brightness. In the range where | $V_5 | < |V_{OUT}|$ the V₅ voltage can be calculated by equation C-1 below based on the R1 and R2 (variable resistor) and R3 settings, where R2 can be subjected to fine adjustments (\triangle R2).





Setup example: When selecting $T_A = 25^{\circ}C$ and $V_5 = -5.0V$ to -9.0V (using R2) for an SPLC501C model where the temperature gradient = -0.05%/°C.

When the central value for the electronic volume register is set at (DB5, DB4, DB3, DB2, DB1, DB0) = (1, 0, 0, 0, 0, 0),

 $\alpha = 31$ $V_{REG} = -2.1V$

so, according to equation C-1, when $\triangle R2 = 0\Omega$, in order to make $V_5 = -9.0V_2$

$$-9.0V = \left\{1 + \frac{R_3 + R_2}{R_1}\right\} \bullet \left\{1 - \frac{31}{162}\right\} \bullet (-2.1) \qquad \text{Equation C-2}$$

When $\triangle R2 = R2$, in order to make V = -5.0V,

$$-5.0V = \left\{1 + \frac{R_3}{R_1 + R_2}\right\} \bullet \left\{1 - \frac{31}{162}\right\} \bullet (-2.1) \qquad \text{Equation C-3}$$

Moreover, when the current flowing VDD and V5 is set to 5μ A,

R1 + R2 + R3 = 14MQ

Equation C-4

With this, according to equation C-2, C-3 and C-4,

R1 = 264kΩ $R2 = 211k\Omega$ $R3 = 925k\Omega$

...d. At this time, the V5 voltage variable range and notch width based on the electron volume function is as shown in Table 13. OUL

ab	le	13	

Table 13		158		
V ₅	Min. 🧹	Тур.	Max.	Units
Variable	-8.6	-7.0	-5.3	D/I
Range	(63 levels)	(central value)	(0 level)	[V]
Notch width	- N	53	-	[mV]

Note1: When the V5 voltage regulator internal resistors or the electronic ¿O volume function is used, it is necessary to at least set the voltage regulator circuit and the voltage follower circuit to an operating mode using the power control set commands. Moreover, it is necessary to provide a voltage from VOUT when the Booster circuit is OFF.

- Note2: The VR terminal is enabled only when the V_5 voltage regulator internal resistors are not used (i.e. the IRS terminal = 'L'). When the V₅ voltage regulator internal resistors are used (i.e. when the IRS terminal = 'H'), the VR terminal is left open.
- Note3: Because the input impedance of the VR terminal is high, it is necessary to take into consideration short leads, shield cables, etc. to handle noise.

5.11.3. The liquid crystal voltage generator circuit

The V₅ voltage is produced by a resistive voltage divider within the IC, and can be produced at the V_1 , V_2 , V_3 , and V_4 voltage levels required for liquid crystal driving. Moreover, when the voltage follower changes the impedance, it provides V₁, V₂, V₃ and V₄ to the liquid crystal drive circuit. 1/9 bias or 1/7 bias for SPLC501C can be selected.

5.12. High Power Mode

The power supply circuit equipped in the SPLC501C chips has very low power consumption (normal mode: HPM = 'H'). However, for LCDs or panels with large loads, this low-power power supply may cause display quality to degrade. When this occurs, setting the HPM terminal to 'L' (high power mode) can improve the quality of the display. We recommend that the display be checked on actual equipment to determine whether or not to use this mode. Moreover, if the improvement to the display is inadequate even after high power mode has been set, it is necessary to add a liquid crystal drive power supply externally.

5.13. The Internal Power Supply Shutdown Command Sequence

The sequence shown in Figure 11 is recommended for shutting down the internal power supply. First place the power supply in power saver mode and then turn the power supply OFF.





Figure 11



5.14. Reference Circuit Examples


Figure 12 shows reference circuit examples.



5.14.1.1. When using all of the step-up circuit, voltage regulating circuit and V/F circuit



5.14.1.2. When the voltage regulator circuit and V/F circuit alone are used








Figure 14





5.15. The Reset Circuit

When the RESET input comes to the 'L' level, these LSIs return to the default state. Their default states are as follows:

- 1). Display OFF
- 2). Normal display
- 3). ADC select: Normal (ADC command DB0 = 'L')
- 4). Power control register: (DB2, DB1, DB0) = (0, 0, 0)
- 5). Serial interface internal register data clear
- 6). LCD power supply bias rate: SPLC501C.....1/9 bias
- All-indicator lamps-on OFF (All-indicator lamps ON/OFF command DB0 = 'L')
- 8). Power saving clear
- 9). V_5 voltage regulator internal resistors, Ra and Rb, are connected.
- Output conditions of SEG and COM terminals SEG: VDD, COM: VDD
- 11). Read modify write OFF
- 12). Static indicator OFF Static indicator register: (DB1, DB2) = (0, 0)
- 13). Display start line set to first line
- 14). Column address set to Address 0
- 15). Page address set to Page 0
- 16). Common output status normal
- 17). V5 voltage regulator internal resistor ratio set mode clear
- 18). Electronic volume register set mode clear
 Electronic volume register (DB5, DB4, DB3, DB2, DB1, DB0)
 = (1, 0. 0, 0, 0, 0)
- 19). Test mode clear
- 20). Driving mode register: (DB7, DB6)=(0, 0)

On the other hand, when the reset command is used, only above default settings from 11 to 19 are executed. When the power is turned on, the IC internal state becomes unstable, and it is necessary to initialize it using the RESET terminal. After the initialization, each input terminal should be controlled normally. Moreover, when the control signal from the MPU is in the high impedance, an over-current may flow to the IC. After applying a current, it is necessary to take proper measures to prevent the input terminal from getting into the high impedance state. If the internal liquid crystal power supply circuit is not used on SPLC501C, it is necessary that RESET is 'H' when the external liquid crystal power supply is turned on. This IC has the function to discharge V_5 when RESET is 'L,' and the external power

supply short-circuits to VDD when RESET is 'L.'. While RESET is 'L,' the oscillator and the display timing generator stop, and the CL, FR, FRS and DOF terminals are fixed to 'H'. The terminals DB7 - 0 are not affected. The VDD level is output from the SEG and COM output terminals. It means that an internal resistor is connected between VDD and V₅. When the internal liquid crystal power supply circuit is not used on other models of SPLC501C, it is necessary that RESET is 'L' when the external liquid crystal power supply is turned on. While RESET is 'L,' the oscillator works, but the display timing generator stops, and the CL, FR, FRS and DOF terminals are fixed to 'H'. The terminals DB7 - 0 are not affected.

6. COMMANDS

The SPLC501C chips identify the data bus signals by a combination of A0P, RD (EP), WR (RWP) signals. Command interpretation and execution do not depend on the external clock, but rather is performed through internal timing only, and thus the processing is fast enough that normally a busy check is not required.

In the 8080 MPU interface, commands are launched by inputting a low pulse to the $\overline{\text{RD}}$ terminal for reading, and inputting a low pulse to the $\overline{\text{WR}}$ terminal for writing. In the 6800 Series MPU interface, the interface is placed in a read mode when a 'H' signal is input to the RWP terminal. It is placed in a write mode when a 'L' signal is input to the RWP terminal. Then, the command is launched by inputting a high pulse to the EP terminal (See '10. Timing Characteristics' regarding the timing). Consequently, the 6800 Series MPU interface is different from the 80x86 Series MPU interface in that in the explanation of commands and the display commands the status read and display data read $\overline{\text{RD}}$ (EP) becomes '1(H)'. In the explanations below, the commands are explained using the 8080 Series MPU interface as the example. When the serial interface is selected, the data is inputted in the sequence starting from DB7.



<Explanation of Commands>

6.1. Display ON/OFF

This command turns the display ON and OFF.

A0P	EP RD	RWP WR	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Setting
0	1	0	1	0	1	0	1	1	1	1	Display ON
										0	Display OFF

When the display OFF command is executed and when in the display all points ON mode, power saver mode is entered. See the section on the power saver for details.

6.2. Display Start Line Set

This command is used to specify the display start line address of the display data RAM shown in Figure 4. For further details, see the explanation of this function in 'The Line Address Circuit'.

	EP	RWP									
A0P	RD	WR	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Line Address
0	1	0	0	1	0	0	0	0	0	0	0
					0	0	0	0	0	1	1
					0	0	0	0	1	0	2
							,	Ļ			\downarrow
					1	1	1	1	1	0	62
					1	1	1	1	1	1	63

6.3. Page Address Set This command specifies the page address corresponding to the low address when the MPU accesses the display data RAM (see Figure 4). Specifying the page address and column address enables to access a desired bit of the display data RAM.

Changing the page address does not accompany a change in the status display. See the page address circuit in the Function Description (page 12) for the detail.

	EP	RWP	onth								
A0P	RD	WR	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Page Address
0	1	e l	1	0	1	1	0	0	0	0	0
		Gh					0	0	0	1	1
	WHAVER	6					0	0	1	0	2
	MAR								,		\downarrow
NE							0	1	1	1	7
COLI							1	0	0	0	8



6.4. Column Address Set

This command specifies the column address of the display data RAM shown in Figure 4. The column address is split into two sections (the higher 4 bits and the lower 4 bits) when it is set (fundamentally, set continuously). Each time the display data RAM is accessed, the column address automatically incremented (+1),

making it possible for the MPU to continuously read from/write to the display data. The column address increment is topped at 83H. This does not change the page address continuously. See the function explanation in 'The Column Address Circuit' for details.

		EP	RWP																	Column
	A0P	RD	WR	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	A 7	A 6	A5	A 4	A3	A2	A1	A0	Address
High bits \rightarrow	0	1	0	0	0	0	1	A7	A6	A5	A4	0	0	0	0	0	0	0	0	0
Low bits \rightarrow							0	A3	A2	A1	A0	0	0	0	0	0	0	0	1	1
												0	0	0	0	0	0	1	0	2
															`	Ļ				\downarrow
												1	0	0	0	0	0	0	0	130
												1	0	0	0	0	0	1	1	131

6.5. Status Read

A0P	EP RD	RWP WR	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	1	BUSY	ADC	ON/OFF	RESET	0	0	0	0

BUSY	When BUSY = '1', it indicates that either processing is occurring internally or a reset condition is in process. While the
	chip does not accept commands until BUSY = '0', if the cycle time can be satisfied, there is no need to check for BUSY
	condition.
ADC	This shows the relationship between the column address and the segment driver.
	0: Reverse (column address 131-n⇔SEG n)
	1: Normal (column address n⇔SEG n)
	(The ADC command switches the polarity.)
ON/OFF	ON/OFF: indicates the display ON/OFF state.
	0: Display ON
	1: Display OFF
	(This display ON/OFF command switches the polarity.)
RESET	This indicates that the chip is in the process of initialization either because of a RESET signal or because of a reset
	command.
	0 Operating state
ALA	1: Reset in progress
REVE	
COLLS	
<i>N</i>	



6.6. Display Data Write

This command writes 8-bit data to the specified display data RAM address. Since the column address is automatically incremented

by one after the write, the MPU can write the display data.

A0P	EP RD	RWP WR	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
1	1	0				Write	e data			

6.7. Display Data Read

This command reads 8-bit data from the specified display data RAM address. Since the column address is automatically incremented by one after the read, the CPU can continuously read multiple-word data. One dummy read is required immediately

after the column address being set. See the function explanation in "Display Data RAM" for the explanation of accessing the internal registers. When the serial interface is used, reading the display data becomes unavailable.

A0P	EP RD	RWP WR	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
1	0	1				Read	Data			

6.8. ADC Select (Segment Driver Direction Select)

This command can reverse the correspondence between the display RAM data column address and the segment driver output. Thus, sequence of the segment driver output pins may be reversed by the command. See the column address circuit (page

12) for the detail. Increment of the column address (by '1') accompanying the reading or writing the display data is done according to the column address indicated in Figure 4.

A0P	EP RD	RWP WR	DB7 D	B6 DB5	DB4	DB3	DB2	DB1	DB0	Setting
0	1	0	1,0000	0 1	0	0	0	0	0	Normal
			conii						1	Reverse

6.9. Display Normal/Reverse

This command can reverse the lit and unlit display without done, the display data RAM contents are maintained. overwriting the contents of the display data RAM. When this is

	EP	RWP	0"								
A0P	RD	WR	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Setting
0	1.0	AK	1	0	1	0	0	1	1	0	RAM Data 'H'
0	EP	0	'	0		0	0			0	LCD ON voltage (normal
	HAVE									1	RAM Data 'L'
	10									I	LCD ON voltage (reverse)
of Pair											



6.10. Display All Points ON/OFF

This command makes it possible to force all display points ON regardless of the content of the display data RAM. The contents of the display data RAM are maintained when this is done. This

command takes priority over the display normal/reverse command.

the uisplay	uala NAIV		aineu wi		is uone.	11115					
A0P	EP RD	RWP WR	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Setting
0	1	0	1	0	1	0	0	1	0	0	Normal display mode
										1	Display all points ON

When the display is in an OFF mode, executing the display all points ON command will place the display in power save mode.

For more details, see the Power Save Section.

6.11. LCD Bias Set

This command selects the voltage bias ratio for the liquid crystal display.

A0P	EP RD	RWP WR	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Select Status SPLC501C
0	1	0	1	0	1	0	0	0	1	0	1/9 bias
										1	1/7 bias

6.12. Read/Modify/Write


This command is used paired with the 'END' command. Once this command has been inputted, the display data read command does not change the column address, but only the display data write command increment (+1) the column address. This mode remains until the END command is inputted. When the END command is inputted, the column address returns to the address at when the read/modify/write command was entered. This function makes it possible to reduce the load on the MPU when there is repeating data changes in a specified display region, such as when there is a blanking cursor.

A0P	EP RD	RWP	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	1	9 0	1	1	1	0	0	0	0	0

Note: Even in read/modify/write mode, other commands aside from display data read/write commands can also be used. However, the column address set command cannot be used.



6.12.1. The sequence for cursor display



6.13. END

This command releases the read / modify / write mode, and returns the column address to the address at when the mode was entered.

	EP 🧐	RWP								
A0P	RD	WR	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	1	0		1	1	0	1	1	1	0
FORNEW	column addre		N Read/modif	N+1 y/write mode s	/\	N+3	·	N+m	Return N End	



6.14. RESET

This command initializes the display start line, the column address, the page address, the common output mode, the V_5 voltage regulator internal resistor ratio, the electronic volume, and the static indicator are reset, and the read/modify/write mode and test

mode are released. There is no impact on the display data RAM. See the function explanation in "Reset" for details. The reset operation is performed after the reset command is entered.

A0P	EP RD		DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	1	0	1	1	1	0	0	0	1	0

The initialization must be done through applying a reset signal to the RESET terminal when the power supply is applied.

6.15. Common Output Mode Select

This command can select the scan direction of the COM output Output Mode Select Circuit".

terminal	. For d	letails, s	ee the	functior	n explai	nation i	n "Com	mon				
	EP	RWP										Select Status
A0P	RD	WR	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0		SPLC501C
0	1	0	1	1	0	0	0	*	*	*	Normal	COM0> COM63
							1				Reverse	COM63> COM0

Note: *Disabled bit

6.16. Power Controller Set

This command sets the power supply circuit functions. See the function explanation in "The Power Supply Circuit" for more details.

A0P			DB7	DBc	DBE		002	002	DB4	DBA	Selected Mode
AUP	RD	WR	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Selected Mode
0	1	0	office	0	1	0	1	0			Booster circuit: OFF
			6					1			Booster circuit: ON
		Sumplur							0		Voltage regulator circuit :OFF
		Shi							1		Voltage regulator circuit: ON
										0	Voltage follower circuit: OFF
			Mag							1	Voltage follower circuit: ON

Note: Display off command masks the power control circuits



6.17. V₅ Voltage Regulator Internal Resistor Ratio Set

This command sets the V_5 voltage regulator internal resistor ratio. For details, see the function explanation in "The Power Supply Circuits".

	EP	RWP									
A0P	RD	WR	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Setting
0	1	0	0	0	1	0	0	0	0	0	Small
								0	0	1	
								0	1	0	
									\downarrow		\downarrow
								1	1	0	
								1	1	1	Large

6.18. The Electronic Volume (Double Byte Command)

This command makes it possible to adjust the brightness of the liquid crystal display by controlling the liquid crystal drive voltage V_5 through the output from the voltage regulator circuits of the internal liquid crystal power supply. This command is a two bytes command used as a pair with the electronic volume mode set command and the electronic volume register set command, and both commands must be issued one after the other.

6.18.1. The electronic volume mode set

When this command is input, the electronic volume register set command becomes enabled. Once the electronic volume mode has been set, no other command except for the electronic volume register command can be used. Once the electronic volume register set command has been used to set data into the register, the electronic volume mode is released.

A0P	EP RD	RWP WR	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	1	0	1	0	0	0	0	0	0	1
			otien							

6.18.2. Electronic volume register set

By using this command to set six bits of data to the electronic volume register, the liquid crystal driving voltage, V_5 , assumes one of the 64 voltage levels. When this command is input, the


electronic volume mode is released after the electronic volume register has been set.

	EP	RWP									
A0P	RD	WR	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	V5
0	1	0, 69	*	*	0	0	0	0	0	1	Small
0	1	0	*	*	0	0	0	0	1	0	
0	1	GARO	*	*	0	0	0	0	1	1	
	. IEN					ļ	ļ,				\downarrow
0	MAN	0	*	*	1	1	1	1	1	0	
0	1	0	*	*	1	1	1	1	1	1	Large

Note: *Inactive bit



6.18.3. The electronic volume register set sequence



6.19. Static Indicator (Double Byte Command)

This command controls the static drive system indicator display. The static indicator display is controlled by this command only, and is independent from other display control commands. This is used when one of the static indicator liquid crystal drive electrodes is connected to the FR terminal, and the other is connected to the FRS terminal. A different pattern is recommended for the static indicator electrodes than for the dynamic drive electrodes. If the pattern is too close, it can result in deterioration of the liquid crystal and of the electrodes. The static indicator ON command is a double byte command paired with the static indicator register set command, and thus one must execute one after the other. The static indicator OFF command is a single byte command.

6.19.1. Static indicator ON/OFF

When the static indicator ON command is entered, the static indicator register set command is enabled. Once the static indicator ON command is entered, no other command aside from the static indicator register set command can be used. This mode is cleared when data is set in the register by the static indicator register set command.

A0P	EP RD		DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Static Indicator
0	1	0	1	0	1	0	1	1	0	0	OFF ON

6.19.2. Static indicator register set 🔊

This command sets two bits of data into the static indicator register, and is used to set the static indicator into a blinking mode.

	EP	RWP		SCO SCO							
A0P	RD	WR	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Static Indicator
0	1	0	SP.	*	*	*	*	*	0	0	OFF
			*	*	*	*	*	*	0	1	ON (blinking at approximately 0.5 second intervals)
			*	*ത	ny.	*	*	*	1	0	ON (blinking at approximately one second intervals)
			*	<u>(6</u> *)	*	*	*	*	1	1	ON (constantly on)

Note: *Disabled bit

6.20. Page Blinking (Double Byte Command)

6.20.1. The page blinking mode set

CAOP	EP RD	RWP WR	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	1	0	1	0	1	0	0	1	0	1




6.20.2. Page blinking register set

Set either bit to	'1' will set corres	nonding PAGE0	- PAGE7 to blink.
		ponding I AGE0	

	EP	RWP									
A0P	RD	WR	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Blinking Page
0	1	0	1	0	0	0	0	0	0	0	PAGE 7 blink
			0	1	0	0	0	0	0	0	PAGE 6 blink
			0	0	1	0	0	0	0	0	PAGE 5 blink
						\downarrow					
			0	0	0	0	0	0	0	1	PAGE 0 blink

6.20.3. Page blinking indicator register set sequence



6.21. Set Driving Mode (Double Byte Command)

This command makes it possible to reduce the power consumption by instruction command for using different liquid crystal panel. User can select the appropriate mode for their liquid crystal panel and display pattern. The driving capability sequence is Mode1>Mode2>Mode3>Mode4, and so as the current consumption.

_	6.21.1. Th	e driving ı	node set								
		EP	RWP	HOONTHE							
	A0P	RD	WR	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
	0	1	05	1	1	0	1	0	0	1	0

6.21.2. Mode selection register set

A0P	EP RD	RWP WR	DB7	BB6	DB5	DB4	DB3	DB2	DB1	DB0	Driving Duty Selection
0	1	0 1	3	1	0	0	0	0	0	0	Mode 1
		GAK	0	0	0	0	0	0	0	0	Mode 2
		No	0	1	0	0	0	0	0	0	Mode 3
	ALV		1	0	0	0	0	0	0	0	Mode 4

Note1: DB5 - DB0 6 bits must fill 0.

Note2: Mode2 (DB7, DB6)=(0,0) is default.

Note3: Driving capability Mode1>Mode2>Mode3>Mode4.



6.22. Power Save (Compound Command)

When the display all points ON is performed while the display is in the OFF mode, the power saver mode is entered and therefore, it reduces a great amount of power. The power saver mode has two different modes: the sleep mode and the standby mode. When the static indicator is OFF, the sleep mode is entered. When the static indicator is ON, the standby mode is entered. In the sleep mode and standby mode, the display data is saved as is the operating mode that was in effect before the power saver mode was initiated, and the MPU is still able to access the display data RAM. Refer to figure 19 for power save off sequence.




Figure 19

6.22.1. Sleep mode

This stops all operations in the LCD display system, and as long as there are no accesses from the MPU, the consumption current is reduced to a value close to the static current. The internal modes during sleep mode are as follows:

- The oscillator circuit and the LCD power supply circuit are halted.
- 2). All liquid crystal drive circuits are halted, and the segment in common drive outputs output a VDD level.

OUL

6.22.2. Standby mode

The duty LCD display system operations are halted and only the static drive system for the indicator continues to operate, providing the minimum required consumption current for the static drive. The internal modes are in the following states during standby mode.

- 1% The LCD power supply circuits are halted. The oscillator circuit continues to operate.
- The duty drive system liquid crystal drive circuits are halted and the segment and common driver outputs a VDD level. The static drive system does not operate.

When a reset command is performed while in standby mode, the system enters sleep mode.

- Note1: When an external power supply is used, it is recommended that the functions of the external power supply circuit should be stopped when the power saver mode is started. For example, when the various levels of liquid crystal drive voltage are provided by external resistive voltage dividers, it is recommended that a circuit be added in order to cut the electrical current flowing through the resistive voltage divider circuit when the power saver mode is in effect. The SPLC501C chips have a liquid crystal display blanking control terminal DOF. This terminal enters a 'L' state when the power saver mode is launched. Using the output of DOF, it is possible to stop the function of an external power supply circuit.
- Note2: When the master is turned on, the oscillator circuit is operable immediately after the power on.



6.23. NOP

Non-Operation Command

A0P	EP RD	RWP WR	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	1	0	1	1	1	0	0	0	1	1

6.24. TEST

This is a command for IC chip testing. Please do not use it. If the test command is used by accident, it can be cleared by or by using a NOP.

	EP	RWP								
A0P	RD	WR	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	1	0	1	1	1	1	*	*	*	*
0	1	0	1	1	0	1	0	0	1	0
0	1	0	1	1	0	1	0	1	0	0

Note: The SPLC501C chips maintain their operating modes until some conditions occurred to change them. Consequently, excessive external noise, etc., can change the internal modes of the SPLC501C chip. Thus, in the packaging and system design, it is necessary to suppress the noise or take measurement to prevent the noise from influencing the chip. Moreover, it is recommended that the operating modes be refreshed periodically to prevent the effects.





6.25. Table 13 Table of SPLC501C Commands

					Comm	and C	Code					-
Command	A0P	RD	WR	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Function
1). Display ON/OFF	0	1	0	1	0	1	0	1	1	1	0	LCD display ON/OFF
											1	0: OFF, 1: ON
0) Disalas start line ant	•		0	0			Diam	1 4 -				Sets the display RAM display start line
2). Display start line set	0	1	0	0	1		Disp	lay sta	art add	iress		address
3). Page address set	0	1	0	1	0	1	1	F	Page a	ddres	SS	Sets the display RAM page address
4). Column address set upper bit	0	1	0	0	0	0	1		lost sig plumn	-		Sets the most significant 4 bits of the display RAM column address.
Column address set	0	1	0	0	0	0	0	Le	east si	gnifica	ant	Set the least significant 4 bits of the
lower bit									olumn	-		display RAM column address.
5). Status read	0	0	1		Sta	tus		0	0	0	0	Reads the status data
6). Display data write	1	1	0				Write	data				Writes to the display RAM
7). Display data read	1	0	1				Read	l data				Reads from the display RAM
8). ADC select	0	1	0	1	0	1	0	0	0	0	0	Sets the display RAM address SEG
											1	output correspondence
												0: normal, 1:reverse
9). Display normal/reverse	0	1	0	1	0	1	0	0	1	1	0	Sets the LCD display normal/ reverse
											1	0: normal, 1:reverse
10). Display all points	0	1	0	1	0	1	0	0	1	0	0	Display all points
ON/OFF											1	0: normal display
		<u></u>	lion									1: all points ON
11). LCD bias set	0	19	0	1	0	1	0	0	0	1	0	Sets the LCD driver voltage bias ratio
	<u> </u>										1	SPLC501C0:1/9, 1:1/7
12). Read/modify/write	0	1	0	1	1	1	0	0	0	0	0	Column address increment
Su												At write: +1
		4										At read: 0
13). End	0	1	0	1	1	1	0	1	1	1	0	Clear read/modify/write
14). Reset	00	1	0	1	1	1	0	0	0	1	0	Internal reset
15). Common output mode	0	1	0	1	1	0	0	0	*	*	*	Select COM output scan direction
select GAL								1				0: normal direction,
EPP												1: reverse direction
16). Power control set	0	1	0	0	0	1	0	1	Oper	ating	mode	Select internal power supply operating mode
17). V₅ voltage regulator	0	1	0	0	0	1	0	0	Res	sistor	ratio	Select internal resistor ratio (Rb/Ra)
internal resistor ratio												mode
set												
18). Electronic volume	0	1	0	1	0	0	0	0	0	0	1	Set the V5 output voltage electronic
mode set												volume register
Electronic volume	0	1	0	*	*		Electr	ctronic volume value			9	-
register set												



O				(Comm	nand (Code					F ormation
Command	A0P	RD	WR	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Function
19). Static indicator	0	1	0	1	0	1	0	1	1	0	0	0: OFF, 1: ON
ON/OFF											1	
Static indicator	0	1	0	*	*	*	*	*	*	Mo	ode	Set the flashing mode
Register set												
20). Page Blink	0	1	0	1	1	0	1	0	1	0	1	
Page selection	0	1	0	P7	P6	P5	P4	P3	P2	P1	P0	P7 - 0: 1 - blinking page
												0 - no blinking, normal display
21). Driving Mode Set	0	1	0	1	1	0	1	0	0	1	0	Set the driving mode register
Mode selection	0	1	0	D1	D0	0	0	0	0	0	0	Driving capability (D1, D0):
												(1,1)>(0,0)>(0,1)>(1,0)
22). Power saver												Display OFF and display all points ON
												compound command
23). NOP	0	1	0	1	1	1	0	0	0	1	1	Command for non-operation
24). Test	0	1	0	1	1	1	1	*	*	*	*	Command for IC test. Do not use
				1	1	0	1	0	1	0	0	this command






7. COMMAND DESCRIPTION

7.1. Instruction Setup: Reference (Reference)


7.1.1. Initialization

- **Note:** When the power is applied, LCD driving non-selective potentials V2 and V3 (SEG pin) and V1 and V4 (COM pin) are output through the LCD driving output pins SEG and COM. When electric charge is remaining in the smoothing capacitor connecting between the LCD driving voltage output pins (V_{5-1}) and the VDD pin, the picture on the display may become totally dark instantaneously when the power is turned on. To avoid occurrence of such a failure, we recommend the following flow when turning on the power.
- When the built-in power is being used immediately after turning on the power:



- Note1: The target time of 5ms varied depending on the panel characteristics and the capacitance of the smoothing apacitor. Therefore, we suggest users to conduct an operation check using the actual equipment.
- Note2: Refer to respective sections or paragraphs listed below.
 - *1:Description of functions; Reset circuit
 - *2:Command description; LCD bias setting
 - 3:Command description; ADC selection
 - *4:Command description; Common output state selection
 - *5:Description of functions; Power circuit & Command description; Setting the built-in resistance radio for regulation of the V_5 voltage
 - *6:Description of functions; Power circuit & Command description; Electronic volume control
 - *7:Description of functions; Power circuit & Command description; Power control setting.

2). When the built-in power is not being used immediately after turning on the power:





- Note1: The target time of 5ms varied depending on the panel characteristics and the capacitance of the smoothing capacitor. Therefore, we suggest users to conduct an operation check using the actual equipment.
- Note2: Refer to respective sections or paragraphs listed below.
 - *1:Description of functions; Resetting circuit
 - *2:Command description; LCD bias setting
 - *3:Command description; ADC selection
 - *4:Command description; Common output state selection
 - *5:Description of functions; Power circuit & Command description; Setting the built-in resistance radio for regulation of the V_5 voltage
 - *6:Description of functions; Power circuit & Command description; Electronic volume control
 - *7:Description of functions; Power circuit & Command description; Power control setting
 - *8:The power saver ON state can either be in sleep state or stand-by state. Command description; Power saver START (multiple commands)



7.1.2. Data display





Figure 22

7.1.3. Power OFF *14



Note: Reference items

- *14:The logic circuit of this IC's power supply VDD VSS controls the driver of the LCD power supply $VDD_{-1}V_5$. Therefore, if the power supply VDD - VSS is cut off when the LCD power supply VDD - $V_{\rm 5}$ has still any residual voltage, the driver (COM. SEG) may output any uncontrolled voltage. When turning off the power, observe the following basic procedures:
 - · After turning off the internal power supply, make sure that the potential V_5 , has become below the threshold voltage of the LCD panel, and then turn off this IC's power supply (VDD - VSS).

Refer to "6. Description of Function, Power Circuit" for more information.

15: After inputting the power save command, be sure to reset the function

using the RESET terminal until the power supply VDD - VSS is turned off. Refer to "7. Command Description, (20) Power Save" for more information.

7.2. Precautions ON Turning OFF The Power

7.2.1. Power save (the LCD powers (VDD - V₅) are off.) → Reset input → Power (VDD - VSS) OFF

- 1). Observe tL > tH.
- 2). When $t_L < t_H$, an irregular display may occur.
 - Set t_{I} on the MPU according to the software. t_{H} is determined according to the external capacity C2 (smoothing capacity of V_{5-1}) and the driver's discharging capacity.



SPLC501C




Figure 24






8. ELECTRICAL SPECIFICATIONS

8.1. Absolute Maximum Ratings

(Unless otherwise noted, VSS = 0V)

Parameter		Symbol	Conditions	Unit
Power Supply Voltage		VDD	-0.3 to + 7.0	V
Power supply voltage (2)			-7.0 to +0.3	
(VDD standard)	With Triple step-up	VSS2	-4.0 to +0.3	V
	With Quad step-up		-3.0 to +0.3	
Power supply voltage (3) (VDD	standard)	V ₅ , V _{OUT}	-12.0 to +0.3	V
Power supply voltage (4) (VDD	standard)	V ₁ , V ₂ , V ₃ , V ₄	V5 to +0.3	V
Input voltage		V _{IN}	-0.3 to VDD +0.3	V
Output voltage		Vo	-0.3 to VDD +0.3	V
Operating temperature		T _{OPR}	-40 to +85	°C
Storage temperature	Bare chip	T _{STR}	-55 to +125	°C



Notes and Cautions: 1. The VSS2, V_1 to V_5 and VOUT are relative to the VDD = 0V reference.

- 2. Insure that the voltage levels of V₁, V₂, V₃, and V₄ are always such that $VDD \ge V_1 \ge V_2 \ge V_3 \ge V_4 \ge V_5$.
- 3. Permanent damage to the LSI may result if the LSI is used outside of the absolute maximum ratings. Moreover, it is recommended that in normal operation the chip be used at the electrical characteristic conditions, and use of the LSI outside of these conditions may not only result in malfunctions of the LSI, but .t on may have a negative impact on the LSI reliability as well.



8.2. DC Characteristics

(Unless otherwise specified, VSS = 0V, VDD = 3.0V \pm 10%, T_A = 25°C)

		Here	0	0			Rating	-	11	Applicable	
		Item	Symbol	Conditio	on	Min.	Тур.	Max.	Units	PIN	
Ope	rating	Possible Operating				2.8	-	3.0	V	VDD*1	
Volta	age (1)	Voltage (1A)	VDD								
		Possible Operating	VDD			3.0	-	5.5	V	VDD*1	
		Voltage (1B)									
Ope	rating	Recommended	VSS2	(Relative to VDD)		-3.3	-	-2.7	V	VSS2	
Volta	age (2)	Voltage									
		Possible Operating	VSS2	(Relative to VDD)		-6.0	-	-1.8	V	VSS2	
		Voltage									
Ope	rating	Possible Operating	V_5	(Relative to VDD)		-10	-	-4.5	V	V ₅ *2	
Volta	age (3)	Voltage (3A)									
		Possible Operating				-12	-	-4.5	V	V ₅ *2	
		Voltage (3B)									
		Possible Operating	V ₁ , V ₂	(Relative to VDD)		0.4 x V ₅	-	VDD	V	V ₁ , V ₂	
		Voltage									
		Possible Operating	V ₃ , V ₄	(Relative to VDD)		V ₅	-	0.6 x V ₅	V	V ₃ , V ₄	
		Voltage									
High	n-level Ir	nput Voltage	V _{IHC}			0.8 x VDD	-	VDD	V	*3	
Low	-level In	put Voltage	VILC			VSS	-	0.2 x VDD	V	*3	
High	n-level Ir	nput Voltage	V _{OHC}	I _{он} = -0.5mA		0.8 x VDD	-	VDD	V	*4	
Low	-level In	put Voltage	V _{OLC}	I _{OL} = 0.5mA		VSS	-	0.2 x VDD	V	*4	
Inpu	it leakag	le current	ABOTIO	V_{IN} = VDD or VSS		-1.0	-	1.0	μA	*5	
Outp	out leaka	age current	ILO			-3.0	-	3.0	μA	*6	
Liqu	id Cryst	al Driver ON	R _{on}	T _A = 25℃	V ₅ = -12V	-	2.0	3.5	KΩ	SEGn	
Res	istance	nolu	NON	(Relative To VDD)	V ₅ = -8.0V	-	3.2	5.4	KΩ	COMn*7	
Stati	ic Consu	umption Current	I _{SSQ}			-	0.01	5.0	μA	VSS, VSS2	
Outp	out Leak	age Current	I _{5Q}	$V_5 = -12V$ (Relative		-	0.01	15	μA	V ₅	
Inpu	t Termin	al Capacitance	C _{IN}	T _A = 25℃ f = 1.0MH	Ηz	-	5.0	8.0	pF		
Osc	illator	Internal Oscillator	f _{OSC}	T _A = 25℃		18	22	26	KHz	*8	
Frec	quency	External Input	f _{CL}	SPLC501C		18	22	26	KHz	CL	
	Input V	/oltage	VSS2	With Triple (Relative	to VDD)	-4.0	-	-2.4	V	VSS2	
	-		VSS2	With Quad (Relative	to VDD)	-3.0	-	-2.4	V	VSS2	
wer		Setup-up output	V _{OUT}	(Relative to VDD)	(Relative to VDD)		-	-	V	V _{OUT}	
Power	Br	e Circuit	- 001			-12				- 001	
nal	•	e regulator Circuit	V _{OUT}	(Relative to VDD)		-12	-	-6.0	V	V _{OUT}	
Internal		ing Voltage	- 501								
<u> </u>	Voltage	e Follower Circuit	V_5	(Relative to VDD)		-12	-	-4.5	V	V ₅ *9	
-	Operat	ing Voltage	- 5	,	·					- 5 🗸	
	Base V	/oltage	V_{REG0}	T _A = 25℃	-0.05%/° ℃	-2.28	-2.22	-2.16	V	*10	
			• REGU	(Relative to VDD)		0					

*Possible operating voltage (1A) is applied for possible operating voltage (3A)

*Possible operating voltage (1B) is applied for possible operating voltage (3B)



Dynamic Consumption Current (1), During Display, with the Internal Power Supply OFF. Current consumed by total ICs when an external power supply is used.

8.3. Display Pattern OFF

						(T _A	. =25° ℃)
litere Cumphed		Condition		Rating	Unite	Natas	
Item	Symbol	Condition	Min.	Тур.	Max.	Units	Notes
001.0504.0		VDD = 5.0V, V₅ - VDD = -11V	-	4.6	12.6		*44
SPLC501C	I _{DD} (1)	VDD = 3.0V, V₅ - VDD = -11V	-	2.9	5.8	μA	*11

8.4. Display Pattern Checker

						(T _A	(=25°C)
		• •		Rating	Unite		
ltem	Symbol	Condition	Min.	Тур.	Max.	Units	Notes
	1 (4)	VDD = 5.0V, V₅ - VDD = -11V	-	8.2	15		+44
SPLC501C	I _{DD} (1)	VDD = 3.0V, V ₅ - VDD = -11V	-	5.0	7.5	μA	*11

Dynamic Consumption Current (2), During Display, with the Internal Power Supply ON

8.5. Display Pattern Checker

							(T _A	(=25℃)
				Rating	Unite			
Item	Symbol	Condition	Min.	Тур.	Max.	Units	Notes	
		VDD = 5.0V, Double step-up	Normal Mode	-	130	220		
		voltage. V ₅ - VDD = -9.0V	High-Power Mode	-	140	280		*10
SPLC501C	I _{DD(} 2)	VDD = 3.0V, Quad step-up	Normal Mode	-	200	270	μA	*12
	2	Woltage. V₅ - VDD = -9.0V	High-Power Mode	-	250	320		

	SUMP	j e. 13 122 e		Mode	200	020		
		Querra la cal	0		Rating	÷	11-14-	Nata
ltem		Symbol	Condition	Min.	Тур.	Max.	Units	Notes
Sleep Mode SPLC50)1C	I _{DDS1}	-	-	0.01	5.0	μA	
	2							
	jA ⁿ Ite	əm		f _{c∟}			f _{FR}	
When the internal oscillator circuit is used				fosc 4			f _{osc} 4x65	
SPLC501C *8				4			4x05	

References for items market with *

External input (f_{CL})

When the internal oscillator circuit is not used

 \mathbf{f}_{CL}

260

^{*1} While a broad range of operating voltages is guaranteed, performance cannot be guaranteed if there are sudden fluctuations to the voltage while the MPU is being accessed.

^{*2} The operating voltage range for the VDD system and the V₅ system is applied when the external power supply is being used.

^{*3} The A0P, DB0 to DB5, DB6 (SCL), DB7 (SI), RD (EP), WR (RWP), CS1, CS2, CLS, CL, FR, MS, C86, PS, DOF, RES, IRS, and HPM terminals.

^{*4} The DB0 to DB7, FR, FRS, DOF, and CL terminals.

^{*5} The A0P, RD (EP), WR (RWP), CS1, CS2, CLS, MS, C86, PS, RES , IRS, and HPM terminals.

^{*6} Applies when the DB0 to DB5, DB6 (SCL), DB7 (SI), CL, FR, and DOF terminals are in a high impedance state.



*7 These are the resistance values for when a 0.1V voltage is applied between the output terminal SEGn or COMn and the various power supply terminals (V₁, V₂, V₃, and V₄). These are specified for the operating voltage (3) range.

 R_{ON} = 0.1V/ $\triangle I$ (Where $\triangle I$ is the current that flows when 0.1V is applied while the power supply is ON.)

*8 The relationship between the oscillator frequency and the frame rate frequency.


- *9 The V_5 voltage regulator circuit regulates within the operating voltage range of the voltage follower.
- *10 This is the internal voltage reference supply for the V₅ voltage regulator circuit. In the SPLC501C, the temperature range can come in three types as VREG options: (1) approximately -0.05%/C, and (2) external input.
- *11, 12 It indicates the current consumed on ICs alone when the internal oscillator circuit and display are turned on.

The SPLC501C is 1/9 biased. Does not include the current due to the LCD panel capacity and wiring capacity. Applicable only when there is no access from the MPU.

*12 It is the value on a model having the V_{REG} option temperature gradient is -0.05%/C when the V₅ voltage regulator internal resistor is used.

8.6. Timing Characteristics

8.6.1. System bus read/write characteristics 1 (For the 8080 Series MPU)



OUR	8	(VDD = 4.5V to 5.5V, T _A = 25					
Item RUSO	Cirral			Rating		Unite	
Item	Signal	Symbol	Condition	Min.	Max.	Units	
Address hold time	400	t _{AH8}		0	-	ns	
Address setup time	A0P	t _{AW8}		0	-	ns	
System cycle time	A0P	t _{CYC8}		166	-	ns	
Control L pulse width (WR)	WR	t _{CCLW}		30	-	ns	
Control L pulse width (RD)	RD	t _{CCLR}		70	-	ns	
Control H pulse width (WR)	WR	t _{CCHW}		30	-	ns	
Control H pulse width (RD)	RD	t _{CCHR}		30	-	ns	
Data setup time		t _{DS8}		30	-	ns	
Address hold time		t _{DH8}		10	-	ns	
RD access time	DB7 - 0	t _{ACC8}	C ₁ = 100pF	-	70	ns	
Output disable time		t _{OH8}	0L = 100pF	5.0	50	ns	



(VDD = 2.7V to 4.5V, T_{A} = 25 $^{\circ}\text{C}$)

	0 in the later		Condition	Rat	ing	Unite	
Item	Signal	Symbol	Condition	Min.	Max.	Units	
Address hold time	400	t _{AH8}		0	-	ns	
Address setup time	A0P	t _{AW8}		0	-	ns	
System cycle time	A0P	t _{CYC8}		300	-	ns	
Control L pulse width (WR)	WR	t _{CCLW}		60	-	ns	
Control L pulse width (RD)	RD	t _{CCLR}		120	-	ns	
Control H pulse width (WR)	WR	t _{CCHW}		60	-	ns	
Control H pulse width (RD)	RD	t _{CCHR}		60	-	ns	
Data setup time		t _{DS8}		40	-	ns	
Address hold time		t _{DH8}		15	-	ns	
RD access time	DB7 - 0	t _{ACC8}	C = 100pF	-	140	ns	
Output disable time		t _{oH8}	C∟ = 100pF	10	100	ns	


				(VDD	= 2.4V to 2.	7V, T _A = 25℃
lá surs		Symbol	0	Rating		l lucito
ltem	Signal		Condition	Min.	Max.	Units
Address hold time	A0P	t _{AH8}		0	-	ns
Address setup time		t _{AW8}		0	-	ns
System cycle time	A0P	t _{CYC8}		1000	-	ns
Control L pulse width (\overline{WR})	WR	t _{CCLW}		120	-	ns
Control L pulse width (\overline{RD})	RD	t _{CCLR}		240	-	ns
Control H pulse width (\overline{WR})	WR	t _{CCHW}		120	-	ns
Control H pulse width (RD)	RD	t _{CCHR}		120	-	ns
Data setup time		t _{DS8}		80	-	ns
Address hold time		t _{DH8}		30	-	ns
RD access time	DB7 - 0	t _{ACC8}	C ₁ = 100pF	-	280	ns
Output disable time		t _{OH8}	$C_L = 100pF$	10	200	ns

Note1: The input signal rise time and fall time (t, t_r) is specified at 15 ns or less. When the system cycle time is extremely fast, $(t_r + t_r) \leq (t_{CYCB} - t_{CCLW} - t_{CCHW})$ for $(t_r + t_r) \leq (t_{CYCB} - t_{CCLR} - t_{CCLR})$ are specified. Note2: All timing is specified using 20% and 80% of VDD as the reference.

Note3: t_{CCLW} and t_{CCLR} are specified as the overlap between CS1 being 'L' (CS2 = 'H') and WR and RD being at the 'L' level.



8.6.2. System bus read/write characteristics 2 (6800 series MPU)



(VDD = 4.5V to 5.5V, $T_A = 25^{\circ}C$)

lite and	Cirral	Quanta	Condition	Ra	Rating	
ltem	Signal	Symbol	Condition	Min.	Max.	Units
Address hold time		t _{AH6}		0	-	ns
Address setup time	A0P	t _{AW6}		0	-	ns
System cycle time	A0P	t _{CYC6}		166	-	ns
Data setup time		t _{DS6}	0 400 5	30	-	ns
Data hold time		t _{DH6}	C _L = 100pF	10	-	ns
Access time	DB7 - 0	t _{ACC6}		-	70	ns
Output disable time		t _{OH6}		10	50	ns
Read	FD	t _{EWHR}		70	-	ns
Enable H pulse time	EP	t _{EWHW}		30	-	ns
Read	FD	t _{EWLR}		30	-	ns
Enable L pulse time Write	EP	t _{EWLW}		30	-	ns
For NEWHAVER						




(VDD = 2.7V to 4.5V, T_{A} = 25 $^{\circ}\mathrm{C}$)

	14			O and it is a	Rat	ing	Unite	
ltem		Signal	Symbol	Condition	Min.	Max.	Units	
Address hold time		A0P	t _{AH6}		0	-	ns	
Address setup time		AUP	t _{AW6}		0	-	ns	
System cycle time		A0P	t _{CYC6}		300	-	ns	
Data setup time			t _{DS6}	0 400 5	40	-	ns	
Data hold time		DB7 - 0	t _{DH6}	C _L = 100pF	15	-	ns	
Access time			t _{ACC6}		-	140	ns	
Output disable time			t _{OH6}		10	100	ns	
En able 11 miles finse	Read	50	t _{EWHR}		120	-	ns	
Enable H pulse time	Write	EP	t _{EWHW}		60	-	ns	
Enchle L pulse time	Read	EP	t _{EWLR}		60	-	ns	
Enable L pulse time	Write	EP	t _{EWLW}		60	-	ns	

					(VDD	= 2.4V to 2.7	7V, T _A = 25℃)
			Symbol	o	Rating		
Item		Signal		Condition	Min.	Max.	Units
Address hold time			t _{AH6}		0	-	ns
Address setup time		A0P	t _{AW6}		0	-	ns
System cycle time		A0P	t _{CYC6}		1000	-	ns
Data setup time			t _{DS6}	0 400 5	80	-	ns
Data hold time		007 0	t _{DH6}	C _L = 100pF	30	-	ns
Access time		DB7 - 0	t _{ACC6}		-	280	ns
Output disable time	19ne		t _{OH6}		10	120	ns
Enchle II nules time	Read	EP	t _{EWHR}		240	-	ns
Enable H pulse time	Write	EP	t _{EWHW}		120	-	ns
Enchle Linules time at 10	Read	FD	t _{EWLR}		120	-	ns
Enable L pulse time	Write	EP	t _{EWLW}		120	-	ns


Note1: The input signal rise time and fall time (tr, tf) is specified at 15 ns or less. When the system cycle time is extremely fast, $(t_r + t_f) \leq (t_{CYCG} - t_{EWLW} - t_{EWHW})$ for $(t_{\text{r}} + t_{\text{f}}) {\leq} (t_{\text{CYC6}}$ - t_{EWLR} - $t_{\text{EWHR}})$ are specified.

Note2: All timing is specified using 20% and 80% of VDD as the reference.





8.6.3. The serial interface



(VDD = 4.5V to 5.5V, T_{A} = 25 $^{\circ}\text{C}$)

ltem	Signal	Symbol	Condition	Rating		Units	
item	Signal	Symbol	Condition	Min.	Max.	Units	
Serial Clock Period	ia)	t _{scyc}	-	200	-	ns	
SCL 'H' pulse width	SCL	t _{shw}	-	75	-	ns	
SCL 'L' pulse width	onthe	t _{SLW}	-	75	-	ns	
Address setup time	AOP	t _{sas}	-	50	-	ns	
Address hold time	AUP	t _{sah}	-	100	-	ns	
Data setup time	CI.	t _{sDS}	-	50	-	ns	
Data hold time	SI	t _{sDH}	-	50	-	ns	
CS-SCL time	CS CS	t _{css}	-	100	-	ns	
CS-SCL time	03	t _{CSH}	-	100	-	ns	

NGI	ALCI .						
whattem	Olamak	0 makes	O an all the m	Rat	ting	l la lite	
	Signal	Symbol	Condition	Min.	Max.	Units	
Serial Clock Period		tscyc	-	250	-	ns	
SCL 'H' pulse width	SCL	tsнw	-	100	-	ns	
SCL 'L' pulse width		tsLw	-	100	-	ns	
Address setup time	400	tsas	-	150	-	ns	
Address hold time	A0P	tsaн	-	150	-	ns	
Data setup time		tsds	-	100	-	ns	
Data hold time	SI	tsdн	-	100	-	ns	
CS-SCL time	CS	tcss	-	150	-	ns	
	03	tcsн	-	150	-	ns	




(VDD = 2.4V to 2.7V, TA = 25° C)

Marca	O'sural	0 militari	0	Rat	Unite	
Item	Signal	Symbol	Condition	Min.	Max.	Units
Serial Clock Period		t _{scyc}	-	400	-	ns
SCL 'H' pulse width	SCL	t _{sнw}	-	150	-	ns
SCL 'L' pulse width		t _{SLW}	-	150	-	ns
Address setup time	1.05	t _{sas}	-	250	-	ns
Address hold time	A0P	t _{sah}	-	250	-	ns
Data setup time		t _{sDs}	-	150	-	ns
Data hold time	SI	t _{sDH}	-	150	-	ns
		t _{css}	-	250	-	ns
CS-SCL time	CS	t _{сsн}	-	250	-	ns

.

8.6.4. Display control output timing



		(VDD =	= 4.5V to 5.	5V, T _A = 25℃)			
ADON.		Cumhal	Condition	Rating			l lucito
Item	Signal	Symbol	Condition	Min.	Тур.	Max.	Units
FR delay time	ON FR	t _{DFR}	C _L = 50pF	-	10	40	ns
	Sulli						


					(VDD =	2.7V to 4.5	5V, T _A = 25℃)
	and				Rating		
ltem	Signal	Symbol	Condition	Min.	Тур.	Max.	Units
FR delay time	FR	t _{DFR}	C _L = 50pF	-	20	80	ns
L CPA,							

(VDD = 2.4V to 2.7V, T _A = 25							/V, T _A = 25℃)
NHA	Rating						
NEVItem	Signal	Symbol	Condition	Min.	Тур.	Max.	Units
FR delay time	FR	t _{DFR}	C _L = 50pF	-	50	200	ns

Note1: Valid only when the master mode is selected.



8.6.5. Reset timing



(VDD = 4.5V to 5.5V, $T_A = 25^{\circ}C$)


	a : 1		0		Rating		
Item	Signal	Symbol	Condition	Min.	Тур.	Max.	Units
Reset time		t _R		-	-	0.5	μs
Reset 'L' pulse width	RES	t _{RW}	-	0.5	-	-	μS

(VDD = 2.7V to 4.5V, T_{A} = 25 $^{\circ}\text{C}$)

	<u>.</u>		a		Rating		
Item	Signal	Symbol	Condition	Min.	Тур.	Max.	Units
Reset time		t _R		-	-	1.0	μS
Reset 'L' pulse width	RES	t _{RW}	-	1.0	-	-	μS
Recet E palee main	T LEO	RW		1.0			μο

L	Reset 'L' pulse width	RES	t _{RW}		1.0	-	-	μS
		Ridential				(VDD =	= 2.4V to 2.	7V, T _A = 25℃)
ſ	Mar	Col	0. maked	O an diffier		Rating		
	Item	Signal	Symbol	Condition	Min.	Тур.	Max.	Units
	Reset time Sur		t _R		-	-	1.5	μS
	Reset 'L' pulse width	RES	t	-	1.5	-	-	μS

Note: All timing is specified with 20% and 80% of VDD as the standard.






8.7. The MPU Interface (Reference Examples)


The SPLC501C can be connected to either 80 X 86 Series MPUs or to 68000 Series MPUs. Moreover, The serial interface is possible to operate the SPLC501C chips with fewer signal lines.

The display area can be enlarged by using multiple SPLC501C chips. When this is done, the chip select signal can be used to select the individual ICs to access.

8.7.1. 8080 series MPUs







8.7.2. 6800 series MPUs

Figure 27



8.7.3. Using the serial interface





Figure 28

8.8. Connections Between LCD Drivers (Reference Example)

The liquid crystal display area can be enlarged with ease through the use of multiple SPLC501C chips. Use a same equipment type.



8.8.1. SPLC501C (Master) <-> SPLC501C (Slave)


Figure 29



8.9. Connections Between LCD Drivers (Reference Examples)


The liquid crystal display area can be enlarged with ease through the use of multiple SPLC501C chips. Use a same equipment type, in the composition of these chips.

8.9.1. Single-chip structure





8.10. VLCD Voltage (Voltage between VDD to V₅) relationship of V₅ Voltage Regulator Internal Resistor Ratio Register and Electronic Volume Control Register



Note: Use External V_{OUT} Power Supply.



9. PACKAGE/PAD LOCATIONS

9.1. PAD Assignment and Locations

Please contact Sunplus sales representatives for more information.

9.2. Ordering Information

Product Number	Package Type
SPLC501C-NnnV-C	Chip form with Gold Bump

Note1: Code number is assigned for customer.

Note2: Code number (N = A - Z or 0 - 9, nn = 00 - 99); version (V = A - Z).





10. DISCLAIMER

The information appearing in this publication is believed to be accurate.

Integrated circuits sold by Sunplus Technology are covered by the warranty and patent indemnification provisions stipulated in the terms of sale only. SUNPLUS makes no warranty, express, statutory implied or by description regarding the information in this publication or regarding the freedom of the described chip(s) from patent infringement. FURTHERMORE, SUNPLUS MAKES NO WARRANTY OF MERCHANTABILITY OR FITNESS FOR ANY PURPOSE. SUNPLUS reserves the right to halt production or alter the specifications and prices at any time without notice. Accordingly, the reader is cautioned to verify that the data sheets and other information in this publications. Applications involving unusual environmental or reliability requirements, e.g. military equipment or medical life support equipment, are specifically not recommended without additional processing by SUNPLUS for such applications. Please note that application circuits illustrated in this document are for reference purposes only.





11. REVISION HISTORY

Date	Revision #	Description	Page
MAR. 15, 2004	1.8	1. Correct VDD/VLCD range in " <u>8.2 DC Characteristics</u> "	41
		2. Remove "Recommended Voltage" from Operating voltage (1) in "8.2 DC Characteristics"	41
APR. 22, 2003	1.7	1. Correct command 19 in "6.25 Table 13 Table of SPLC501C Commands"	36
		2. Remove " <u>9. PACKAGE/PAD LOCATIONS</u> "	52
APR. 08, 2003	1.6	1. Correct table 9 VREG value: -2.1 to -2.224	17
		2. Correct table 11 Equipment Type by Thermal Gradient [Units: %/ $^\circ \! \mathbb{C}$] value	17
JAN. 29, 2003	1.5	Correct type error	4
NOV. 15, 2002	1.4	Correct " <u>Note4: Gold Bump Height 17μm</u> " to 18μm	53
NOV. 07, 2002	1.3	Delete " <u>8.5 Display Pattern Checker</u> / Standby Mode SPLC501C "	42
APR. 04, 2002	1.2	1. Add REF pin in " <u>3. BLOCK DIAGRAM</u> "	5
		2. Add REF pin description at "4.3 System Bus Connection Terminal"	8
		3. Add REF pin connection in 5.14.1.1 and 5.14.1.2	20 - 22
NOV. 06, 2001	1.1	1. Modify Boost reference voltage: VDD - VSS2 = 2.4V to -6.0V to 2.4V to 6.0V	4
		2. Modify Liquid crystal drive power supply: VDD - V_5 = -4.5V to -12V to 4.5V to 12V	4
		3. Add "Driving Mode register provided for different size panel loading" in the " <u>2. FEATURES</u> "	4
		4. Modify Mnemonic: COM64 - 0 to COM63 - 0, PIN No.: 64 to 64	9
		5. Add "20.) Driving mode register: (DB7, DB6)=(0, 0)" in the " <u>5.15 The Reset Circuit"</u>	23
		6. Add Note1 and Note2 in the " <u>6.21.2 Mode selection register set</u> "	32
		7. Add "Driving capability (D1, D0): (1,1)>(0,0)>(0,1)>(1,0)" in the " <u>6.25 Table 13 Table of</u>	36
		SPLC501C Commands"	52
		8. Add *8.10 VLCD Voltage (Voltage between VDD to V_5) relationship of V_5 Voltage	
		Regulator Internal Resistor Ratio Register and Electronic Volume Control Register"	53
	oolu	9. Modify "75μm(Min.)" to "60μm(Min.)" in the " <u>9.1 PAD Assignment</u> "	53
	Shin	10. Add Note4 in the " <u>9.1 PAD Assignment</u> "	
JUL, 30, 2001	1.0	1. Delete " <u>PRELIMINARY</u> "	
		2. Change title	4
		3. Add REF pin description in "4.3. System Bus Connection Terminals"	9
	Rt	4. Modify base voltage	41
JUN. 12, 2001	0.1	Original	
MHAN	V .		