

Amorphous TFT LCD Single-Chip Driver 800(RGB) x 1280 Resolution, 16.7M-color Without Internal GRAM

Specification

Version: V100
Document No: ILI9881C-05_DTS_V100_20200226_TSBUMP

ILI TECHNOLOGY CORP.

8F, No. 1, Taiyuan 2nd St, Jhubei City,
Taiwan 302, R.O.C.

Tel.886-3-5600099; Fax.886-3-5600585

<http://www.ilitek.com>

Table of Contents

1. INTRODUCTION	16
2. FEATURES	17
3. DEVICE OVERVIEW	19
3.1. BLOCK DIAGRAM	19
3.2. BLOCK FUNCTION DESCRIPTION	20
3.2.1. System Interface	20
3.2.2. Grayscale Voltage Generating Circuit	20
3.2.3. TCON	20
3.2.4. OSC	20
3.2.5. Source Driver Circuit	20
3.2.6. Gate Controller Circuit	20
3.2.7. DC-to-DC Power Supply Circuit	20
3.2.8. CABC (Content Adaptive Brightness Control)	20
3.3. PIN DESCRIPTIONS	21
3.4. PIN ASSIGNMENT	25
3.5. BUMP ARRANGEMENT	26
3.6. PAD COORDINATION	29
4. SYSTEM INTERFACE	37
4.1. DSI SYSTEM INTERFACE	37
4.1.1. General Description	37
4.1.2. Interface Level Communication	39
4.1.2.1. General	39
4.1.2.2. DSI CLK Lanes	40
4.1.2.2.1. Low Power Mode (LPM)	40
4.1.2.2.2. Ultra-Low Power Mode (ULPM)	42
4.1.2.2.3. High-Speed Clock Mode (HSCM)	43
4.1.2.3. DSI Data Lanes	46
4.1.2.3.1. General	46
4.1.2.3.2. Escape Modes	46
4.1.2.3.2.1. Low-Power Data Transmission (LPDT)	48
4.1.2.3.2.2. Ultra-Low Power State (ULPS)	49
4.1.2.3.2.3. Remote Application Reset (RAR)	50
4.1.2.3.2.4. Acknowledge (ACK)	51
4.1.2.3.3. High-Speed Data Transmission (HSDT)	52
4.1.2.3.3.1. Entering High-Speed Data Transmission (TSOT of HSDT)	52
4.1.2.3.3.2. Leaving High-Speed Data Transmission (TEOT of HSDT)	53

4.1.2.3.3.3.	Burst of the High-Speed Data Transmission (HSDT).....	54
4.1.2.3.4.	Bus Turnaround (BTA)	58
4.1.3.	<i>Packet Level Communication</i>	59
4.1.3.1.	Short Packet (SPa) and Long Packet (LPa) Structures	59
4.1.3.1.1.	Bit Order of the Byte on Packets	60
4.1.3.1.2.	Byte Order of the Multiple Byte Information on Packets.....	60
4.1.3.1.3.	Packet Header (PH)	61
4.1.3.1.3.1.	Data Identification (DI).....	62
4.1.3.1.3.1.1.	Virtual Channel (VC)	62
4.1.3.1.3.1.2.	Data Type (DT)	63
4.1.3.1.3.2.	Packet Data (PD) in a Short Packet (SPa)	65
4.1.3.1.3.3.	Word Count (WC) in a Long Packet (LPa)	67
4.1.3.1.3.4.	Error Correction Code (ECC).....	68
4.1.3.1.4.	Packet Data (PD) in a Long Packet (LPa)	72
4.1.3.1.5.	Packet Footer (PF) in a Long Packet (LPa).....	72
4.1.3.2.	Packet Transmissions.....	74
4.1.3.2.1.	Packet from the MCU to the Display Module.....	74
4.1.3.2.1.1.	Display Command Set (DCS)	74
4.1.3.2.1.2.	Display Command Set (DCS) Write, No Parameter (DCSWN-S)	75
4.1.3.2.1.3.	Display Command Set (DCS) Write, 1 Parameter (DCSW1-S).....	76
4.1.3.2.1.4.	Display Command Set (DCS) Write Long (DCSW-L)	77
4.1.3.2.1.5.	Display Command Set (DCS) Read, No Parameter (DCSRN-S).....	81
4.1.3.2.1.6.	Null Packet, No Data (NP-L)	84
4.1.3.2.1.7.	End of Transmission Packet (EoTP)	86
4.1.3.2.2.	Packet from the Display Module to the MCU.....	88
4.1.3.2.2.1.	Used Packet types.....	88
4.1.3.2.2.2.	Acknowledge with Error Report (AwER)	89
4.1.3.2.2.3.	DCS Read Long Response (DCSRR-L)	91
4.1.3.2.2.4.	DCS Read Short Response, 1 Byte Returned (DCSRR1-S)	93
4.1.3.2.2.5.	DCS Read Short Response, 2 Bytes Returned (DCSRR2-S).....	94
4.1.3.3.	Communication Sequences	95
4.1.3.3.1.	General.....	95
4.1.3.3.2.	Sequences	97
4.1.3.3.2.1.	DCS Write, 1 Parameter Sequence.....	97
4.1.3.3.2.2.	DCS Write, No Parameter Sequence.....	98
4.1.3.3.2.3.	DCS Write Long Sequence.....	99
4.1.3.3.2.4.	DCS Read, No Parameter Sequence	100
4.1.3.3.2.5.	Null Packet, No Data Sequence.....	102
4.1.3.3.2.6.	End of Transmission Packet	102

4.2.	DISPLAY DATA FORMAT.....	103
4.2.1.	DSI Transmission Data Format.....	103
4.2.1.1.	16-bit per Pixel, Long Packet, Data Type 00 1110 (0Eh)	103
4.2.1.2.	18-bit per Pixel, Long Packet, Data Type = 01 1110 (1Eh)	103
4.2.1.3.	18-bit per Pixel, Long Packet, Data Type = 10 1110 (2Eh)	104
4.2.1.4.	24-bit per Pixel, Long Packet, Data Type = 11 1110 (3Eh)	105
4.2.2.	16/18-bit Color Data Mapping to 24-bit Pixel Data Operation.....	107
5.	COMMAND.....	109
5.1.	COMMAND FLOW	109
5.2.	COMMAND LIST	110
5.2.1.	Page 0 Command Set.....	110
5.2.2.	Page 1 Command Set.....	112
5.2.3.	Page 2 Command Set.....	114
5.2.4.	Page 3 Command Set.....	116
5.2.5.	Page 4 Command Set.....	119
5.2.6.	Page 5 Command Set.....	121
5.2.7.	Page 6 Command Set.....	122
5.2.8.	Page 7 Command Set.....	123
5.3.	PAGE 0 COMMAND DESCRIPTION.....	124
5.3.1.	NOP (00h).....	124
5.3.2.	Software Reset (01h).....	125
5.3.3.	Read Number of the Errors on DSI (05h).....	126
5.3.4.	Read Display Status (09h)	127
5.3.5.	Read Display Power Mode (0Ah)	129
5.3.6.	Read Display MADCTL (0Bh)	130
5.3.7.	Read Display Pixel Format (0Ch).....	131
5.3.8.	Read Display Image Mode (0Dh)	132
5.3.9.	Read Display Signal Mode (0Eh)	133
5.3.10.	Read Display Self-Diagnostic Result (0Fh).....	134
5.3.11.	Sleep In (10h)	135
5.3.12.	Sleep Out (11h)	136
5.3.13.	Normal Display Mode On (13h)	137
5.3.14.	All Pixel Off (22h)	138
5.3.15.	All Pixel On (23h).....	139
5.3.16.	Gamma Set (26h).....	140
5.3.17.	Display Off (28h)	141
5.3.18.	Display ON (29h).....	142
5.3.19.	Tearing Effect Line Off (34h)	143

5.3.20. Tearing Effect Line On (35h)	144
5.3.21. Memory Access Control (36h)	146
5.3.22. Idle Mode Off (38h)	148
5.3.23. Idle Mode On (39h)	149
5.3.24. Interface Pixel Format (3Ah)	150
5.3.25. Set_Tear_Scanline (44h)	151
5.3.26. Get_Tear_Scanline (45h)	152
5.3.27. Write Display Brightness Value (51h)	153
5.3.28. Read Display Brightness Value (52h)	154
5.3.29. Write CTRL Display Value (53h)	155
5.3.30. Read CTRL Display Value (54h)	156
5.3.31. Write Power Save (55h)	157
5.3.32. Read Power Save (56h)	158
5.3.33. Stop Transition (59h)	159
5.3.34. Write CABC Minimum Brightness (5Eh)	160
5.3.35. Read CABC Minimum Brightness (5Fh)	161
5.3.36. Set Transition Time (68h)	162
5.3.37. Get Transition Time (69h)	164
5.3.38. Read DDB Start (A1h)	166
5.3.39. Read DDB Continue (A8h)	168
5.3.40. Read First Checksum (AAh)	169
5.3.41. Read Continue Checksum (AFh)	170
5.3.42. Read ID1 (DAh)	171
5.3.43. Read ID2 (DBh)	172
5.3.44. Read ID3 (DCh)	173
5.3.45. EXTC Command Set Enable Register (FFh)	174
5.4. PAGE 1 COMMAND DESCRIPTION	175
5.4.1. Read ID4 (00h~02h)	175
5.4.2. Set Panel Operation Mode and Data Complement Setting (22h)	176
5.4.3. Blanking Porch Control (25h~26h)	177
5.4.4. Touch Synchronization Control (29h)	178
5.4.5. Gate Number (2Eh)	179
5.4.6. Display Inversion Control (31h)	180
5.4.7. Dithering Enable (34h)	183
5.4.8. Pump Clock Adjustment (40h~43h)	184
5.4.9. Power Control 1 (50h~51h)	186
5.4.10. VCOM Control 1 (52h~56h)	189
5.4.11. Entry Mode Set (58h)	191
5.4.12. Source Timing Adjust (60h~63h)	192

5.4.13. Positive Gamma Correction (A0h~B3h)	193
5.4.14. Pad Control (B6h~B7h).....	194
5.4.15. Negative Gamma Correction (C0h~D3h)	195
5.4.16. NV Memory Write (E0h~E2h).....	196
5.4.17. NV Memory Protection Key (E3h~E5h)	197
5.4.18. NV Memory Status Read (E6h~E9h).....	198
5.4.19. Time Stamp (F0h~F1h).....	200
5.4.20. EXTC Command Set Enable Register (FFh)	201
5.5. PAGE 2 COMMAND DESCRIPTION.....	202
5.5.1. Dynamic Backlight Control 1 (03h~05h)	202
5.5.2. Dynamic Backlight Control 2 (06h~07h)	203
5.5.3. IIE Function Control (10h~19h)	204
5.5.4. IIE Saturation Enhancement Control 1 (1Ah~1Ch)	206
5.5.5. IIE Saturation Protection Control (40h~4Fh).....	207
5.5.6. IIE Sharpness Enhancement Control (5Ah~5Ch).....	209
5.5.7. IIE Contrast Enhancement Control (60h~66h)	210
5.5.8. IIE Auto White Balance 1 (D0h).....	211
5.5.9. IIE Auto White Balance 2 (D1h~D4h)	212
5.5.10. IIE Auto White Balance 3 (D5~D8)	213
5.5.11. IIE Auto White Balance 4 (D9h~DCh)	214
5.5.12. IIE Auto White Balance 5 (DDh~E0h)	215
5.5.13. IIE Auto White Balance 6 (E1h~E4h)	216
5.5.14. IIE Auto White Balance 7 (E5h~E8h)	217
5.5.15. IIE Auto White Balance 8 (E9h~ECh)	218
5.5.16. IIE Auto White Balance 9 (EDh).....	219
5.5.17. EXTC Command Set Enable Register (FFh)	221
5.6. PAGE 3 COMMAND DESCRIPTION.....	222
5.6.1. GIP Setting 1 (01h~44h)	222
5.6.2. GIP Setting 2 (50h~5Dh).....	227
5.6.3. GIP Setting 3 (5Eh~8Ah).....	228
5.6.4. EXTC Command Set Enable Register (FFh)	230
5.7. PAGE 4 COMMAND DESCRIPTION.....	231
5.7.1. DSI Lanes Control (00h).....	231
5.7.2. SSC Function (0Bh,0Eh)	232
5.7.3. Charge-Pump Setting (21h).....	233
5.7.4. Internal SD Timing Control (26h)	234
5.7.5. Touch Synchronization Timing Adjust (27h~2Ah)	235
5.7.6. BIST Mode Function (2Dh,2Fh).....	237
5.7.7. Source Timing Setting (35h).....	238

5.7.8.	Power Saving Control (3Ah)	239
5.7.9.	Power Control 1 (69h)	240
5.7.10.	Power Control 2 (6Eh)	241
5.7.11.	Power Control 3 (6Fh)	242
5.7.12.	VREG1/2 Setting (7Ah).....	243
5.7.13.	LVD Function 1 (87h).....	244
5.7.14.	LVD Function 2 (88h).....	245
5.7.15.	VCOM Control (8Bh).....	246
5.7.16.	Power Control 4 (8Ch~8Dh)	247
5.7.17.	Reload Gamma Setting (B2h).....	248
5.7.18.	Gamma Bias Level (B5h)	249
5.7.19.	Temperature Detecting Setting 1 (BBh~C2h).....	250
5.7.20.	Read VCOM OTP Data (C4h~C7h).....	252
5.7.21.	Temperature Detecting Setting 2 (C8h~CEh)	253
5.7.22.	OTP Control (D7h)	254
5.7.23.	EXTC Command Set Enable Register (FFh)	255
5.8.	PAGE 5 COMMAND DESCRIPTION.....	256
5.8.1.	Fine Digital Gamma Control 1 (00h~5Bh)	256
5.8.2.	Digital 3 Gamma Enable (85h).....	259
5.8.3.	EXTC Command Set Enable Register (FFh)	260
5.9.	PAGE 6 COMMAND DESCRIPTION.....	261
5.9.1.	Fine Digital Gamma Control 2 (00h~5Bh)	261
5.9.2.	EXTC Command Set Enable Register (FFh)	264
5.10.	PAGE 7 COMMAND DESCRIPTION.....	265
5.10.1.	Fine Digital Gamma Control 3 (00h~5Bh)	265
5.10.2.	EXTC Command Set Enable Register (FFh)	268
6.	SOURCE DRIVER	269
6.1.	ZIG-ZAG INVERSION	269
6.2.	ZIG-ZAG INVERSION CONCEPT.....	270
6.3.	ZIG-ZAG INVERSION SOURCE OUTPUT METHOD	271
6.4.	ZIG-ZAG INVERSION RED DATA DISPLAY.....	272
6.5.	ZIG-ZAG INVERSION GREEN DATA DISPLAY	273
6.6.	ZIG-ZAG INVERSION BLUE DATA DISPLAY	274
6.7.	DIFFERENT ZIG-ZAG TYPE PANEL	275
7.	BIST MODE FUNCTION	277
7.1.	BIST MODE PATTERN.....	277
8.	CONTENT ADAPTIVE BRIGHTNESS CONTROL (CABC) FUNCTION	278

9.	COLOR ENHANCEMENT FUNCTION	279
9.1.	SATURATION ENHANCEMENT	279
9.2.	CONTRAST ENHANCEMENT	280
9.3.	SHARPNESS ENHANCEMENT	281
9.4.	SUNLIGHT READABILITY	282
10.	SLEEP OUT COMMAND AND SELF-DIAGNOSTIC FUNCTIONS	283
10.1.	REGISTER LOADING DETECTION.....	283
10.2.	FUNCTIONALITY DETECTION	284
11.	POWER ON/OFF SEQUENCE	285
11.1.	POWER ON/OFF SEQUENCE	285
11.1.1.	Power Mode 2A	285
11.1.2.	Power Mode 3.....	286
11.1.3.	Power Mode 4.....	287
11.2.	UNCONTROLLED POWER OFF	288
12.	POWER LEVEL DEFINITION	289
12.1.	POWER LEVELS	289
12.2.	POWER FLOW CHART.....	289
13.	CHARACTERISTICS OF I/O	290
13.1.	OUTPUT OR BI-DIRECTIONAL (I/O) PINS.....	290
13.2.	INPUT PINS	290
14.	NV MEMORY PROGRAMMING FLOW	291
14.1.	EXTERNAL MTP_PWR 1-BYTE PROGRAMMING FLOW	291
14.2.	INTERNAL VGH 1-BYTE PROGRAMMING FLOW	292
14.3.	GROUP PROGRAMMING FLOW	293
15.	GAMMA CORRECTION.....	294
16.	TOUCH SYNCHRONIZATION SIGNAL	295
17.	ELECTRICAL CHARACTERISTICS	296
17.1.	ABSOLUTE MAXIMUM RATINGS	296
17.2.	DC CHARACTERISTICS FOR PANEL DRIVING.....	297
17.3.	DSI DC CHARACTERISTICS	298
17.3.1.	DC Characteristics for DSI LP Mode	298
17.3.2.	Spike/Glitch Rejection	299
17.3.3.	DC Characteristics for DSI HS mode	300
17.4.	AC CHARACTERISTICS.....	303

17.4.1.	DSI Timing Characteristics	303
17.4.2.	High Speed Mode – Clock Channel Timing	303
17.4.3.	High Speed Mode – Data Clock Channel Timing	304
17.4.4.	High Speed Mode – Rising and Falling Timings	305
17.4.5.	Low Speed Mode – Bus Turn Around	306
17.4.6.	Data Lanes from Low Power Mode to High Speed Mode	307
17.4.7.	Data Lanes from High Speed Mode to Low Power Mode	308
17.4.8.	DSI Clock Burst – High Speed Mode to/from Low Power Mode	309
17.4.9.	Timing for DSI video mode	310
17.4.10.	Reset Timing	312
18.	PANEL APPLICATION	313
18.1.	INPUT POWER TYPE	313
18.2.	POWER MODE 2A (BOOSTM[2:0] = 1H, DI_PWR_REG = 0H)	314
18.2.1.	Power Structure	314
18.2.2.	Reference Circuit	315
18.2.3.	External Component	316
18.3.	POWER MODE 3 (BOOSTM[2:0] = 2H, DI_PWR_REG = DON'T CARE)	317
18.3.1.	Power Structure	317
18.3.2.	Reference Circuit	318
18.3.3.	External Component	319
18.4.	POWER MODE 4 (BOOSTM[2:0] = 1H, DI_PWR_REG = 1H)	320
18.4.1.	Power Structure	320
18.4.2.	Reference Circuit	321
18.4.3.	External Component	322
18.5.	MAXIMUM LAYOUT RESISTANCE	323
19.	LIQUID CRYSTAL POWER SUPPLY SPECIFICATIONS	324
20.	REVISION HISTORY	325

List of Figures

FIGURE 1: BLOCK DIAGRAM	19
FIGURE 2: DSI SYSTEM INTERFACE DIAGRAM	38
FIGURE 3: CLOCK LANE POWER MODES.....	40
FIGURE 4: FROM ULPM TO LPM	41
FIGURE 5: FROM HIGH SPEED CLOCK MODE (HSCM) TO LPM	41
FIGURE 6: ALL THREE MODE CHANGES TO LPM	42
FIGURE 7: FROM LPM TO ULPM	42
FIGURE 8: MODE CHANGE FROM LPM TO ULPM.....	43
FIGURE 9: FROM LPM TO HSCM	43
FIGURE 10: MODE CHANGE FROM LPM TO HSCM	44
FIGURE 11: HIGH SPEED CLOCK BURST	45
FIGURE 12 GENERAL ESCAPE MODE SEQUENCE	47
FIGURE 13: LOW-POWER DATA TRANSMISSION (LPDT)	48
FIGURE 14: PAUSE (EXAMPLE)	48
FIGURE 15: ULTRA-LOW POWER STATE (ULPS)	49
FIGURE 16: REMOTE APPLICATION RESET (RAR)	50
FIGURE 17: ACKNOWLEDGE (ACK)	51
FIGURE 18: ENTERING HIGH-SPEED DATA TRANSMISSION (TSOT OF HSDT)	52
FIGURE 19: LEAVING HIGH-SPEED DATA TRANSMISSION (TEOT OF HSDT)	53
FIGURE 20: SINGLE PACKET IN HIGH-SPEED DATA TRANSMISSIONS	54
FIGURE 21: MULTIPLE PACKETS IN HIGH-SPEED DATA TRANSMISSION – EXAMPLES.....	54
FIGURE 22: NUMBER OF BYTES, N, TRANSMITTED IS AN INTEGER MULTIPLE OF THE NUMBER OF LANES.....	54
FIGURE 23: NUMBER OF BYTES, N, TRANSMITTED IS NOT AN INTEGER MULTIPLE OF THE NUMBER OF LANES (EXAMPLE 1)	55
FIGURE 24: NUMBER OF BYTES, N, TRANSMITTED IS NOT AN INTEGER MULTIPLE OF THE NUMBER OF LANES (EXAMPLE 2)	55
FIGURE 25: NUMBER OF BYTES, N, TRANSMITTED IS NOT AN INTEGER MULTIPLE OF THE NUMBER OF LANES (EXAMPLE 3)	55
FIGURE 26: CONTINUOUS MULTIPLE PACKETS IN HSDT WHEN NUMBER OF BYTES IS EQUAL ON DATA LANES AT THE END OF THE PACKET	56
FIGURE 27: CONTINUOUS MULTIPLE PACKETS IN HSDT WHEN NUMBER OF BYTES IS NOT EQUAL ON DATA LANES AT THE END OF THE PACKET (EXAMPLE 1)	56
FIGURE 28: CONTINUOUS MULTIPLE PACKETS IN HSDT WHEN NUMBER OF BYTES IS NOT EQUAL ON DATA LANES AT THE END OF THE PACKET (EXAMPLE 2)	56
FIGURE 29: CONTINUOUS MULTIPLE PACKETS IN HSDT WHEN NUMBER OF BYTES IS NOT EQUAL ON DATA LANES AT THE END OF THE PACKET (EXAMPLE 3)	57
FIGURE 30: BUS TURNAROUND PROCEDURE	58
FIGURE 31: SHORT PACKET (SPA) STRUCTURE.....	59
FIGURE 32: LONG PACKET (LPA) STRUCTURE	59
FIGURE 33: BIT ORDER OF THE BYTE ON PACKETS	60
FIGURE 34: BYTE ORDER OF THE MULTIPLE BYTE INFORMATION ON PACKETS.....	60
FIGURE 35: PACKET HEADER (PH) IN A SHORT PACKET (SPA)	61

FIGURE 36: PACKET HEADER (PH) IN A LONG PACKET (LPA)	61
FIGURE 37: DATA IDENTIFICATION (DI) STRUCTURE.....	62
FIGURE 38: DATA IDENTIFICATION (DI) ON THE PACKET HEADER (PH)	62
FIGURE 39: VIRTUAL CHANNEL (VC) ON THE PACKET HEADER (PH)	62
FIGURE 40: VIRTUAL CHANNEL (VC) CONFIGURATION	63
FIGURE 41: DATA TYPE (DT) ON THE PACKET HEADER (PH)	63
FIGURE 42: PACKET DATA (PD) FOR SHORT PACKET (SPA), 2 BYTES INFORMATION	65
FIGURE 43: PACKET DATA (PD) FOR SHORT PACKET (SPA), 1 BYTE INFORMATION.....	66
FIGURE 44: WORD COUNT (WC) IN A LONG PACKET (LPA)	67
FIGURE 45: PACKET DATA IN SHORT AND LONG PACKETS	67
FIGURE 46: D [23...0] AND P [7...0] IN A SHORT PACKET (SPA).....	68
FIGURE 47: D [23...0] AND P [7...0] IN A LONG PACKET (LPA)	68
FIGURE 48: XOR FUNCTION ON A SHORT PACKET (SPA)	69
FIGURE 49: XOR FUNCTION ON A LONG PACKET (LPA).....	70
FIGURE 50: INTERNAL ERROR CORRECTION CODE (IECC) ON THE DISPLAY MODULE (= THE RECEIVER)	70
FIGURE 51: INTERNAL XOR CALCULATION BETWEEN ECC AND IECC VALUES – NO ERROR	71
FIGURE 52: INTERNAL XOR CALCULATION BETWEEN ECC AND IECC VALUES - ERROR	71
FIGURE 53: 16-BIT CYCLIC REDUNDANCY CHECK (CRC) CALCULATION.....	72
FIGURE 54: CRC CALCULATION – PACKET DATA (PD) IS 01H	72
FIGURE 55: PACKET FOOTER (PF) EXAMPLE	73
FIGURE 56: DISPLAY COMMAND SET (DCS) IN SHORT PACKET (SPA) AND LONG PACKET (LPA)	74
FIGURE 57: DISPLAY COMMAND SET (DCS) WRITE, NO PARAMETER (DCSWN-S) - EXAMPLE	75
FIGURE 58: DISPLAY COMMAND SET (DCS) WRITE, 1 PARAMETER (DCSW1-S) – EXAMPLE.....	76
FIGURE 59: DISPLAY COMMAND SET (DCS) WRITE LONG (DCSW-L) WITH DCS ONLY - EXAMPLE.....	78
FIGURE 60: DISPLAY COMMAND SET (DCS) WRITE LONG WITH DCS AND 1 PARAMETER - EXAMPLE	79
FIGURE 61: DISPLAY COMMAND SET (DCS) WRITE LONG WITH DCS AND 4 PARAMETERS - EXAMPLE	80
FIGURE 62: SET MAXIMUM RETURN PACKET SIZE (SMRPS-S) - EXAMPLE	82
FIGURE 63: DISPLAY COMMAND SET (DCS) READ, NO PARAMETER (DCSRN-S) - EXAMPLE	82
FIGURE 64: NULL PACKET, NO DATA (NP-L) - EXAMPLE	85
FIGURE 65: END OF TRANSMISSION PACKET (EOTP).....	87
FIGURE 66: END OF TRANSMISSION PACKET (EOTP)-EXAMPLES	87
FIGURE 67: RETURN BYTES IN SINGLE PACKET	88
FIGURE 68: RETURN BYTES IN SEVERAL PACKETS – NOT ALLOWED	88
FIGURE 69: EXCEPTION WHEN RETURNED BYTES IN SEVERAL PACKETS	88
FIGURE 70: ACKNOWLEDGE WITH ERROR REPORT (AWER) – EXAMPLE	90
FIGURE 71: ERRORS PACKETS.....	90
FIGURE 72: FLOW CHART FOR ERRORS ON DSI.....	91
FIGURE 73: DCS READ LONG RESPONSE (DCSRR-L) - EXAMPLE	92
FIGURE 74: DCS READ SHORT RESPONSE, 1 BYTE RETURNED (DCSRR1-S) - EXAMPLE	93

FIGURE 75: DCS READ SHORT RESPONSE, 2 BYTES RETURNED (DCSRR2-S) - EXAMPLE.....	94
FIGURE 76: 16-BIT PER PIXEL, DATA TYPE 00 1110 (0EH).....	103
FIGURE 77: 18-BIT PER PIXEL, DATA TYPE = 01 1110 (1EH)	104
FIGURE 78: 18-BIT PER PIXEL, DATA TYPE = 10 1110 (2EH)	105
FIGURE 79: 24-BIT PER PIXEL, DATA TYPE = 11 1110 (3EH)	106
FIGURE 80: EPF[1:0] = 10, 16-BIT DATA MAPPING TO 24-BIT	108
FIGURE 81: EPF[1:0] = 10, 18-BIT DATA MAPPING TO 24-BIT	108
FIGURE 82: COMMAND FLOW	109
FIGURE 83: CABC BLOCK DIAGRAM.....	278
FIGURE 84: PWM OUT ON/OFF PERIOD.....	278
FIGURE 85: SATURATION ENHANCEMENT : HSL MODEL	279
FIGURE 86: SATURATION ENHANCEMENT IMAGE (A) ORIGINAL, (B) LOW LEVEL, (C) MEDIUM LEVEL, (D) HIGH LEVEL.	279
FIGURE 87: CONTRAST ENHANCEMENT IMAGE (A) ORIGINAL, (B) AFTER ENHANCEMENT	280
FIGURE 88: SHARPNESS ENHANCEMENT IMAGE (A) ORIGINAL, (B) AFTER ENHANCEMENT	281
FIGURE 89: SUNLIGHT READABILITY CONCEPT (A) BACKLIGHT EFFICIENCY IS CONSUMED BY AMBIENT LIGHT, (B)ENHANCE THE IMAGE CONTENT TO AVOID THE INFLUENCE.	282
FIGURE 90: REGISTER LOADING DETECTION	283
FIGURE 91: FUNCTIONALITY DETECTION	284
FIGURE 92: POWER ON/OFF SEQUENCE WITH POWER MODE 2A	285
FIGURE 93: POWER ON/OFF SEQUENCE WITH POWER MODE 3	286
FIGURE 94: POWER ON/OFF SEQUENCE WITH POWER MODE 4	287
FIGURE 95: POWER MODE FLOW CHART	289
FIGURE 96: EXTERNAL MTP_PWR 1-BYTE PROGRAMMING FLOW.....	291
FIGURE 97: INTERNAL VGH 1-BYTE PROGRAMMING FLOW	292
FIGURE 98: GROUP PROGRAMMING FLOW	293
FIGURE 99: GAMMA ARCHITECTURE.....	294
FIGURE 100: TOUCH SYNCHRONIZATION SIGNAL	295
FIGURE 101: SPIKE/GLITCH REJECTION	299
FIGURE 102: DIFFERENTIAL INPUTS LOGICAL 0 AND 1, THRESHOLD HIGH/LOW, DIFFERENTIAL VOLTAGE RANGE	301
FIGURE 103: COMMON MODE VOLTAGE ON CLOCK AND DATA CHANNELS.....	301
FIGURE 104: DIFFERENTIAL PAIR TERMINATION RESISTOR ON THE RECEIVER SIDE	302
FIGURE 105: DSI CLOCK CHANNEL TIMING.....	303
FIGURE 106: DSI DATA TO CLOCK CHANNEL TIMINGS	304
FIGURE 107: RISING AND FALLING TIMINGS ON CLOCK AND DATA CHANNELS	305
FIGURE 108: BTA FROM THE MCU TO THE DISPLAY MODULE	306
FIGURE 109: BTA FROM THE DISPLAY MODULE TO THE MCU	306
FIGURE 110: DATA LANES - LOW POWER MODE TO HIGH SPEED MODE TIMINGS	307
FIGURE 111: DATA LANES - HIGH SPEED MODE TO LOW POWER MODE TIMINGS	308
FIGURE 112: CLOCK LANES - HIGH SPEED MODE TO/FROM LOW POWER MODE TIMINGS.....	309

FIGURE 113: RESET TIMING.....	312
FIGURE 114: POSITIVE NOISE PULSE DURING RESET LOW	312
FIGURE 115: POWER STRUCTURE OF POWER MODE 2A	314
FIGURE 116: REFERENCE CIRCUIT OF POWER MODE 2A	315
FIGURE 117: POWER STRUCTURE OF POWER MODE 3.....	317
FIGURE 118: REFERENCE CIRCUIT OF POWER MODE 3.....	318
FIGURE 119: POWER STRUCTURE OF POWER MODE 4.....	320
FIGURE 120: REFERENCE CIRCUIT OF POWER MODE 4.....	321

List of Tables

TABLE 1: PIN DEFINITION	21
TABLE 2: DSI INTERFACE LANE MODE SELECTION.....	37
TABLE 3: HIGH SPEED AND LOW-POWER LANE PAIR STATE CODES	39
TABLE 4: ENTERING AND LEAVING SEQUENCES	46
TABLE 5: ESCAPE COMMANDS	47
TABLE 6: ABBREVIATIONS	54
TABLE 7: DATA TYPE (DT) FROM THE MCU TO THE DISPLAY MODULE	64
TABLE 8: DATA TYPE (DT) FROM THE DISPLAY MODULE TO THE MCU	65
TABLE 9: ONE BIT ERROR VALUE OF THE ERROR CORRECTION CODE (ECC).....	71
TABLE 10: DISPLAY COMMAND SET (DCS) WRITE, NO PARAMETERS (DCSWN-S).....	75
TABLE 11: DISPLAY COMMAND SET (DCS) WRITE, 1 PARAMETER (DCSW1-S)	76
TABLE 12: DISPLAY COMMAND SET (DCS) WRITE LONG (DCSW-L).....	77
TABLE 13: DISPLAY COMMAND SET (DCS) READ, NO PARAMETER (DCSRN-S)	81
TABLE 14: RECEIVING AND TRANSMITTING EoTP DURING LPDT	86
TABLE 15: ERROR REPORT (AWER) BIT DEFINITIONS.....	89
TABLE 16: INTERFACE LEVEL COMMUNICATION	95
TABLE 17: PACKET LEVEL COMMUNICATION FOR MCU-SOURCED PACKETS	95
TABLE 18: PACKET LEVEL COMMUNICATION FOR PERIPHERAL-SOURCED PACKETS.....	96
TABLE 19: DCS WRITE, 1 PARAMETER SEQUENCE – EXAMPLE 1.....	97
TABLE 20: DCS WRITE, 1 PARAMETER SEQUENCE – EXAMPLE 2.....	97
TABLE 21: DCS WRITE, 1 PARAMETER SEQUENCE – EXAMPLE 3.....	97
TABLE 22: DCS WRITE, NO PARAMETER SEQUENCE – EXAMPLE 1.....	98
TABLE 23: DCS WRITE, NO PARAMETER SEQUENCE – EXAMPLE 2.....	98
TABLE 24: DCS WRITE, NO PARAMETER SEQUENCE – EXAMPLE 3.....	98
TABLE 25: DCS WRITE LONG SEQUENCE – EXAMPLE 1	99
TABLE 26: DCS WRITE LONG SEQUENCE – EXAMPLE 2	99
TABLE 27: DCS WRITE LONG SEQUENCE – EXAMPLE 3	99
TABLE 28: DCS READ, NO PARAMETER SEQUENCE – EXAMPLE 1.....	100
TABLE 29: DCS READ, NO PARAMETER SEQUENCE – EXAMPLE 2.....	101
TABLE 30: NULL PACKET, NO DATA SEQUENCE - EXAMPLE	102
TABLE 31: END OF TRANSMISSION PACKET – EXAMPLE	102
TABLE 32: 16/18-BIT COLOR DATA MAPPING TO 24-BIT PIXEL DATA OPERATION.....	107
TABLE 33: BIST MODE PATTERN	277
TABLE 34: CHARACTERISTICS OF OUTPUT OR BI-DIRECTIONAL (I/O) PINS	290
TABLE 35: INPUT PINS	290
TABLE 36: ABSOLUTE MAXIMUM RATINGS	296
TABLE 37: SPIKE/GLITCH REJECTION.....	299
TABLE 38: DSI CLOCK CHANNEL TIMING	303

TABLE 39: LIMITED CLOCK CHANNEL SPEED	303
TABLE 40: DSI DATA TO CLOCK CHANNEL TIMINGS	304
TABLE 41: RISE AND FALL TIMINGS ON CLOCK AND DATA CHANNELS	305
TABLE 42: LOW POWER STATE PERIOD TIMINGS – A	306
TABLE 43: LOW POWER STATE PERIOD TIMINGS – B	306
TABLE 44: DATA LANES - LOW POWER MODE TO HIGH SPEED MODE TIMINGS	307
TABLE 45: DATA LANES - HIGH SPEED MODE TO LOW POWER MODE TIMINGS	308
TABLE 46: CLOCK LANES - HIGH SPEED MODE TO/FROM LOW POWER MODE TIMINGS	309
TABLE 47: RESET TIMING	312
TABLE 48: RESET DESCRIPT	312
TABLE 49: DIFFERENT INPUT POWER TYPE	313
TABLE 50: EXTERNAL COMPONENT TABLE OF POWER MODE 2A	316
TABLE 51: EXTERNAL COMPONENT TABLE OF POWER MODE 3	319
TABLE 52: EXTERNAL COMPONENT TABLE OF POWER MODE 4	322
TABLE 53: MAXIMUM LAYOUT RESISTANCE	323
TABLE 54: LIQUID CRYSTAL POWER SUPPLY SPECIFICATIONS	324

1. Introduction

The ILI9881C-05 is a 16.7M single-chip (SOC) driver. It is comprised of a 2404-channel source driver (S1~S2400 and SDUM[3:0]), a gate-IC-less level shifter and a power supply circuit to drive a dot-matrix TFT LCD with 800 (RGB) x 1280 dots at maximum.

The ILI9881C-05 can configure functions via the MIPI¹ DSI² Interface; transmit video data via MIPI DSI Interface. The ILI9881C-05 supports three kinds of data types, i.e., 16-bit, 18-bit and 24-bit, for video image display in MIPI DSI interfaces. In the MIPI DSI high-speed mode, the ILI9881C-05 also provides three user-selectable hardware structures:

- ❖ Two data lane supports up to 850Mbps on the MIPI DSI link
- ❖ Three data lanes support up to 750Mbps on the MIPI DSI link
- ❖ Four data lanes support up to 650Mbps on the MIPI DSI link

The ILI9881C-05 can operate with 1.65V I/O interface voltage and supports a wide range of analog power supplies. The ILI9881C-05 supports 8 colors (Idle Mode: 8-color low power mode) display and sleep mode power management functions, ideal for portable products where battery power conservation is desirable, such as digital cellular phones, smart phones, MP3 players, personal media players and similar devices with color graphics displays.

¹ MIPI: Mobile Industry Processor Interface

² DSI: Display Serial Interface

The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.

2. Features

- ◆ Display resolution options:
 - 800 (RGB) (H) x (1024(option) + 480 + (4 x NL) +2(option))(V)
 - 768 (RGB) (H) x (1024(option) + 480 + (4 x NL) +2(option))(V)
 - 720 (RGB) (H) x (1024(option) + 480 + (4 x NL) +2(option))(V)
 - 600 (RGB) (H) x (1024(option) + 480 + (4 x NL) +2(option))(V)
- ◆ Display color modes
 - Full color mode:
 - 16.7M colors (24-bit data, R: 8-bit, G: 8-bit, B: 8-bit)
 - Reduced color modes:
 - 262K colors (18-bit data, R: 6-bit, G: 6-bit, B: 6-bit)
 - 65K colors (16-bit data, R: 5-bit, G: 6-bit, B: 5-bit)
- ◆ Display module:
 - Supports 2404 source channel outputs (S1~S2400 and SDUM[3:0])
 - Supports gate control signals to gate driver in the panel
 - Supports 1-dot , 2-dot , 4-dot , N/4-dot , N/8-dot , N/16-dot , N/32-dot , column , Zig-Zag inversion
 - Gamma correction (1 preset Gamma curve)
 - On module VCOM control
- ◆ Display interface types:
 - DSI interface (DSI version 1.01 and D-PHY version 1.00):
 - 2 data lane / maximum speed 850Mbps
 - 3 data lanes / maximum speed 750Mbps
 - 4 data lanes / maximum speed 650Mbps
- ◆ Power saving modes:
 - Sleep mode
- ◆ Other on-chip functions/Miscellaneous
 - Software programmable color depth mode
 - Oscillator for display clock generation
 - DC VCOM voltage generator and adjustment
 - CABC (Content Adaptive Brightness Control) function
 - DGC (Digital Gamma Correction) function
 - IIE (Impressive Image Enhancement) function
 - VGH/VGL voltage generator for gate control signal in panel
 - Gate control signals to gate driver in panel (GIP)
 - OTP (One-Time Programming) memory store initialization register settings
 - Provide 3 times to store DC VCOM value setting and ID1 ~ ID3
 - BIST (Built-In Self-Test Pattern) mode function
- ◆ Input power:
 - VCI = 2.5V ~ 6.6V
 - VDDI = 1.65V ~ 3.6V

- VCC1 = 1.65V ~ 6.6V
- VCC2 = 1.65V ~ 6.6V
- VDDAM = 1.65V ~ 3.6V
- VSP = 4.5V ~ 6.6V
- VSN = -6.6V ~ -4.5V
- OTP programming voltage (MTP_PWR): 8.5V

- ◆ Source/VCOM/Gate power supply voltage:
 - VCL-GND = -3.0V ~ -2.3V
 - DC VCOM = -4.0V ~ -0.2V (12mV/step); 0V
 - VREG1OUT = 3.5V ~ 5.6V (Positive source output voltage level)
 - VREG2OUT = -5.6V ~ -3.5V (Negative source output voltage level)
 - VGH-GND = 8V ~ 18V (Positive gate driver output voltage level)
 - VGL-GND = -7V ~ -18V (Negative gate driver output voltage level)

3. Device Overview

3.1. Block Diagram




Figure 1: Block Diagram

3.2. Block Function Description

3.2.1. System Interface

The ILI9881C-05 supports DSI interfaces. The interface mode and the lane number of DSI interface can be selected by hardware pins IM[2:0], LANSEL and control register MIPI_LANE_SEL (Page4_R00h).

3.2.2. Grayscale Voltage Generating Circuit

The grayscale voltage generating circuit generates a liquid crystal drive voltage that corresponds to the grayscale level set in the Gamma correction register. The ILI9881C-05 can display 16.7M colors at maximum.

3.2.3. TCON

The TCON generates timing signals for internal circuits. Timing for display operations are outputted separately so that they do not interfere with each other.

3.2.4. OSC

The ILI9881C-05 incorporates with an RC oscillator circuit. Command settings are used to change the frame frequency.

3.2.5. Source Driver Circuit

The LCD display driver circuit consists of a 2404-output source driver (S1~S2400 and SDUM[3:0]). The display pattern data is latched when 800RGB pixels of data are input. The voltage is output from the source driver according to the latched data.

3.2.6. Gate Controller Circuit

The panel control circuit outputs GOUT_L/R[22:1] signals at either the VGH or VGL level.

3.2.7. DC-to-DC Power Supply Circuit

The LCD drive power supply circuit generates the voltage levels for driving a panel. Voltage levels are adjusted according to the register setting.

3.2.8. CABC (Content Adaptive Brightness Control)

The CABC (Content Adaptive Brightness Control) dynamic backlight control function is used to reduce the power consumption of the luminance source.

3.3. Pin Descriptions

Table 1: Pin Definition

Pin Name	I/O	Type	Descriptions																																																																																
Global Control Pins																																																																																			
IM[2:0]	I	VDDI	- Interface mode select pins. Notes: (1) IM[2:0] pins are used to configure lane sequence and polarity (2) The bottom table is an example for MIPI 4 lane setting <table><tr><th colspan="3">External Pad Set</th><th colspan="5">Configuration of MIPI Lane</th></tr><tr><th>IM2</th><th>IM1</th><th>IM0</th><th>D0P/N Pin</th><th>D1P/N Pin</th><th>CLKP/N Pin</th><th>D2P/N Pin</th><th>D3P/N Pin</th></tr><tr><td>0</td><td>0</td><td>0</td><td>D3P/N</td><td>D2P/N</td><td>CLKP/N</td><td>D1P/N</td><td>D0P/N</td></tr><tr><td>0</td><td>0</td><td>1</td><td>D3N/P</td><td>D2N/P</td><td>CLKN/P</td><td>D1N/P</td><td>D0N/P</td></tr><tr><td>0</td><td>1</td><td>0</td><td>D0P/N</td><td>D1P/N</td><td>CLKP/N</td><td>D2P/N</td><td>D3P/N</td></tr><tr><td>0</td><td>1</td><td>1</td><td>D0N/P</td><td>D1N/P</td><td>CLKN/P</td><td>D2N/P</td><td>D3N/P</td></tr><tr><td>1</td><td>0</td><td>0</td><td>D3P/N</td><td>D0P/N</td><td>CLKP/N</td><td>D1P/N</td><td>D2P/N</td></tr><tr><td>1</td><td>0</td><td>1</td><td>D3N/P</td><td>D0N/P</td><td>CLKN/P</td><td>D1N/P</td><td>D2N/P</td></tr><tr><td>1</td><td>1</td><td>0</td><td>D2P/N</td><td>D1P/N</td><td>CLKP/N</td><td>D0P/N</td><td>D3P/N</td></tr><tr><td>1</td><td>1</td><td>1</td><td>D2N/P</td><td>D1N/P</td><td>CLKN/P</td><td>D0N/P</td><td>D3N/P</td></tr></table>	External Pad Set			Configuration of MIPI Lane					IM2	IM1	IM0	D0P/N Pin	D1P/N Pin	CLKP/N Pin	D2P/N Pin	D3P/N Pin	0	0	0	D3P/N	D2P/N	CLKP/N	D1P/N	D0P/N	0	0	1	D3N/P	D2N/P	CLKN/P	D1N/P	D0N/P	0	1	0	D0P/N	D1P/N	CLKP/N	D2P/N	D3P/N	0	1	1	D0N/P	D1N/P	CLKN/P	D2N/P	D3N/P	1	0	0	D3P/N	D0P/N	CLKP/N	D1P/N	D2P/N	1	0	1	D3N/P	D0N/P	CLKN/P	D1N/P	D2N/P	1	1	0	D2P/N	D1P/N	CLKP/N	D0P/N	D3P/N	1	1	1	D2N/P	D1N/P	CLKN/P	D0N/P	D3N/P
External Pad Set			Configuration of MIPI Lane																																																																																
IM2	IM1	IM0	D0P/N Pin	D1P/N Pin	CLKP/N Pin	D2P/N Pin	D3P/N Pin																																																																												
0	0	0	D3P/N	D2P/N	CLKP/N	D1P/N	D0P/N																																																																												
0	0	1	D3N/P	D2N/P	CLKN/P	D1N/P	D0N/P																																																																												
0	1	0	D0P/N	D1P/N	CLKP/N	D2P/N	D3P/N																																																																												
0	1	1	D0N/P	D1N/P	CLKN/P	D2N/P	D3N/P																																																																												
1	0	0	D3P/N	D0P/N	CLKP/N	D1P/N	D2P/N																																																																												
1	0	1	D3N/P	D0N/P	CLKN/P	D1N/P	D2N/P																																																																												
1	1	0	D2P/N	D1P/N	CLKP/N	D0P/N	D3P/N																																																																												
1	1	1	D2N/P	D1N/P	CLKN/P	D0N/P	D3N/P																																																																												
RS[1:0]	I	VDDI	- Resolution selection pins. <table><tr><th>RS1</th><th>RS0</th><th>Resolution</th></tr><tr><td>0</td><td>0</td><td>800 (RGB) x (1024(option) + 480 + (4 x NL) + 2(option)) gate line</td></tr><tr><td>0</td><td>1</td><td>768 (RGB) x (1024(option) + 480 + (4 x NL) + 2(option)) gate line</td></tr><tr><td>1</td><td>0</td><td>720 (RGB) x (1024(option) + 480 + (4 x NL) + 2(option)) gate line</td></tr><tr><td>1</td><td>1</td><td>600 (RGB) x (1024(option) + 480 + (4 x NL) + 2(option)) gate line</td></tr></table>	RS1	RS0	Resolution	0	0	800 (RGB) x (1024(option) + 480 + (4 x NL) + 2(option)) gate line	0	1	768 (RGB) x (1024(option) + 480 + (4 x NL) + 2(option)) gate line	1	0	720 (RGB) x (1024(option) + 480 + (4 x NL) + 2(option)) gate line	1	1	600 (RGB) x (1024(option) + 480 + (4 x NL) + 2(option)) gate line																																																																	
RS1	RS0	Resolution																																																																																	
0	0	800 (RGB) x (1024(option) + 480 + (4 x NL) + 2(option)) gate line																																																																																	
0	1	768 (RGB) x (1024(option) + 480 + (4 x NL) + 2(option)) gate line																																																																																	
1	0	720 (RGB) x (1024(option) + 480 + (4 x NL) + 2(option)) gate line																																																																																	
1	1	600 (RGB) x (1024(option) + 480 + (4 x NL) + 2(option)) gate line																																																																																	
LANSEL	I	VDDI	- MIPI DSI Lane number selection pin LANSEL="1", MIPI DSI is 2 Lane mode LANSEL="0", MIPI DSI is 3 or 4 Lane mode Note: Please reference "Table 2 DSI Interface Lane Mode Selection"																																																																																
BOOSTM[2:0]	I	VDDI	- Power type selection pins <table><tr><th>Page4_R6Eh DI_PWR_REG</th><th>BOOSTM2</th><th>BOOSTM1</th><th>BOOSTM0</th><th>NOTE</th></tr><tr><td>0</td><td>0</td><td>0</td><td>1</td><td>Power Mode 2A External VDDI, VSP and VSN (VCI=VSP) Note 1</td></tr><tr><td>1</td><td>0</td><td>0</td><td>1</td><td>Power Mode 4 External VDDI, VCI, VSP and VSN</td></tr><tr><td>X</td><td>0</td><td>1</td><td>0</td><td>Power Mode 3 External VDDI and VCI (with ILI4003)</td></tr><tr><td colspan="4">prohibited</td><td>-</td></tr></table> The default value of DI_PWR_REG is "1". Note 1: VCI and VSP pads must be connected by external metal path.	Page4_R6Eh DI_PWR_REG	BOOSTM2	BOOSTM1	BOOSTM0	NOTE	0	0	0	1	Power Mode 2A External VDDI, VSP and VSN (VCI=VSP) Note 1	1	0	0	1	Power Mode 4 External VDDI, VCI, VSP and VSN	X	0	1	0	Power Mode 3 External VDDI and VCI (with ILI4003)	prohibited				-																																																							
Page4_R6Eh DI_PWR_REG	BOOSTM2	BOOSTM1	BOOSTM0	NOTE																																																																															
0	0	0	1	Power Mode 2A External VDDI, VSP and VSN (VCI=VSP) Note 1																																																																															
1	0	0	1	Power Mode 4 External VDDI, VCI, VSP and VSN																																																																															
X	0	1	0	Power Mode 3 External VDDI and VCI (with ILI4003)																																																																															
prohibited				-																																																																															
RESX	I	VDDI	- The external reset input Initializes the chip with a low input. Be sure to execute a power-on reset after supplying power. Fix to VDDI level when not in use.																																																																																
TE	O	VDDI	- Tearing effect output pin. Leave the pin open when not in use.																																																																																
VS	I/O	VDDI	- Touch synchronization signal (VSOUT). Fix to VSS level when not in use.																																																																																
HS	I/O	VDDI	- Touch synchronization signal (HSOUT). Fix to VSS level when not in use.																																																																																
LEDPWM	O	VDDI	- LCD backlight control PWM output pin. Leave the pin open when not in use.																																																																																
DSI Interface Signal Pins																																																																																			
CLKP CLKN	I	LVDSVDD	- MIPI DSI differential clock pair Leave it open or fix to LVDSVSS level when not in use.																																																																																
D0P D0N	I/O	LVDSVDD	- MIPI DSI differential data pair. (Data lane 0) Leave it open or fix to LVDSVSS level when not in use.																																																																																

D1P D1N	I	LVDSVDD	- MIPI DSI differential data pair. (Data lane 1) Leave it open or fix to LVDSVSS level when not in use.												
D2P D2N	I	LVDSVDD	- MIPI DSI differential data pair. (Data lane 2) Leave it open or fix to LVDSVSS level when not in use.												
D3P D3N	I	LVDSVDD	- MIPI DSI differential data pair. (Data lane 3) Leave it open or fix to LVDSVSS level when not in use.												
Source / Panel Control / VCOM Signal Pins															
S[2400:1]	O	Analog	- Output source driver signals. The D/A converted 256-gray-scale analog voltage output. Source output mapping with different resolution <table><tr><td>Disaply resulation</td><td>Source channels</td></tr><tr><td>800 (RGB)</td><td>S1 ~ S2400</td></tr><tr><td>768 (RGB)</td><td>S1 ~ S1152, S1249 ~ S2400</td></tr><tr><td>720 (RGB)</td><td>S1 ~ S1080, S1321 ~ S2400</td></tr><tr><td>600 (RGB)</td><td>S1 ~ S960, S1441 ~ S2400</td></tr><tr><td>800 (RGB) + Zig-Zag</td><td>S1 ~ S2400, SDUM[2:1]</td></tr></table>	Disaply resulation	Source channels	800 (RGB)	S1 ~ S2400	768 (RGB)	S1 ~ S1152, S1249 ~ S2400	720 (RGB)	S1 ~ S1080, S1321 ~ S2400	600 (RGB)	S1 ~ S960, S1441 ~ S2400	800 (RGB) + Zig-Zag	S1 ~ S2400, SDUM[2:1]
Disaply resulation	Source channels														
800 (RGB)	S1 ~ S2400														
768 (RGB)	S1 ~ S1152, S1249 ~ S2400														
720 (RGB)	S1 ~ S1080, S1321 ~ S2400														
600 (RGB)	S1 ~ S960, S1441 ~ S2400														
800 (RGB) + Zig-Zag	S1 ~ S2400, SDUM[2:1]														
SDUM[3:0]	O	Analog	- Dummy Source Leave the pin open when not in use.												
GOUT_L[22:1]	O	Analog	- Gate control signals for panel in left side of IC Leave the pin open when not in use.												
GOUT_R[22:1]	O	Analog	- Gate control signals for panel in right side of IC Leave the pin open when not in use.												
VCOM	O	Analog	- Regulator output for common voltage of panel Connect to a stabilizing capacitor between VCOM and VSSA.												
Power Supply Pins															
VCI	I	Power Supply	- Power supply for analog circuits. Connect to an external power supply of 2.5V to 6.6V												
VCIREF	I	Power Supply	- Power supply for analog circuits. Connect to an external power supply of 2.5V to 6.6V												
VDDI	I	Power Supply	- Power supply for I/O pads. Connect to an external power supply of 1.65V to 3.6V												
VCC1	I	Power Supply	- Power supply for internal logic regulator. Connect to an external power supply of 1.65V to 6.6V												
VCC2	I	Power Supply	- Power supply for internal logic regulator. Connect to an external power supply of 1.65V to 6.6V												
VDDAM	I	Power Supply	- Power supply for MIPI DSI regulator. Connect to an external power supply of 1.65V to 3.6V												
VSP	I	Power Supply	- Input voltage from step-up circuit. Connect to an external power supply of 4.5V to 6.6V												
VSN	I	Power Supply	- Input voltage from step-up circuit. Connect to an external power supply of -4.5V to -6.6V.												
VSSA	I	Ground	- System ground for the analog circuit In the case of COG, connect to GND on the FPC to prevent noise.												
VSSREF	I	Ground	- System ground for the analog circuit In the case of COG, connect to GND on the FPC to prevent noise.												
LVDSVSS	I	Ground	- System ground for MIPI DSI analog ground In the case of COG, connect to GND on the FPC to prevent noise.												
VSS	I	Ground	- System ground for digital circuit In the case of COG, connect to GND on the FPC to prevent noise.												
MTP_PWR	I	Power Supply	- Input power for OTP programming. MTP_PWR=8. 5V When not under programming, let MTP_PWR float or connect to ground.												
DC-to-DC Circuit Pins															
VREG1OUT	O	Analog	- Regulator output voltage from VSP, It's for positive gray scale voltage. Connect to a stabilizing capacitor between GVDD and VSSA.												
VREG2OUT	O	Analog	- Regulator output voltage from VSN, It's for negative gray scale voltage. Connect to a stabilizing capacitor between NGVDD and VSSA.												
VCL	O	Analog	- Output voltage from step-up circuit												

			Connect to a stabilizing capacitor between VCL and VSSA.
VGH	O	Analog	- Output voltage from step-up circuit Connect to a stabilizing capacitor between VGH and VSSA.
VGL	O	Analog	- Output voltage from step-up circuit Connect to a stabilizing capacitor between VGL and VSSA.
EXTP	O	VCI	- Control signal output to generate VSP
EXTN	O	VCI	- Control signal output to generate VSN
LVDSVDD	O	Analog	- MIPI DSI regulator output
VREF	O	Analog	- Reference voltage from internal band gap circuit (1.8V typical)
VCORE	O	Analog	- Internal logic regulator output (1.5V typical) Connect to a stabilizing capacitor between VCORE and VSSA.
C21P/ C21N C22P / C22N	I/O	Step-up Capacitor	- Connect the charge-pumping capacitor for generating VGH level.
C23P / C23N C24P / C24N	I/O	Step-up Capacitor	- Connect the charge-pumping capacitor for generating VGL level.
Test / Dummy Pins			
PCLK	I	VDDI	- Test pins Unused pins should be left open.
D[7:0]	I/O	VDDI	- Test pins Unused pins should be left open or connected to VSS, VDDI.
TEST[5:0]	I/O	VDDI	- Test pins Unused pins should be left open or connected to VSS, VDDI.
TOUT[3:0]	I/O	VDDI	- Test pins Unused pins should be left open or connected to VSS, VDDI.
VTESTOUTP	O	Analog	- Analog test output pin Let it open.
VTESTOUTN	O	Analog	- Analog test output pin Let it open.
CSX	I	VDDI	- Test pins Fix to VDDI or VSS level when not in use.
DCX	I	VDDI	- Test pins Fix to VDDI or VSS level when not in use.
SCL	I	VDDI	- Test pins Fix to VDDI or VSS level when not in use.
SDI	I	VDDI	- Test pins Leave the pin open when not in use.
SDO	O	VDDI	- Test pins Leave the pin open when not in use.
TE1	O	VDDI	- Test pins. Leave the pin open when not in use.
C31P	-	-	- Dummy pins Let it open.
VCOMR	-	-	- Dummy pins Let it open.
VGLO2DUMMY	-	-	- Dummy pins Let it open.
DUMMYR1	-	Analog	- dummy pins Propose to connect these two pads separately when use for bonding resistance measurement
VSSDUMMY	-	-	- Dummy pins Let it open.
DUMMY[85:3]	-	-	- Dummy pins Let it open.
DUMMYN	-	-	- Dummy pins Let it open.
DUMMYP	-	-	- Dummy pins Let it open.
VGLO1	O	Analog	- Dummy pins

			Let it open.
C41P / C41N C42P / C42N	-	-	- Dummy pins Let it open.

3.4. Pin Assignment

Chip Size: 27840 um x 875 um

Pad Location: Pad Center.

Coordinate Origin: Chip center



Bump Size:

1. 30um x 73um




Pad 1 to 610.

2. 16um x 65um


Pad 611 to 3102.



3.5. Bump Arrangement

Input PAD (No. 1~28, 29~305, 306~582, 583~610)	 Unit: um
Input PAD (No. 28~29, 582~583)	 Unit: um
Input PAD (No. 305~306)	 Unit: um


Output PAD
(No. 611~3102)




Notes:

1. Pad has temperature compensation design, so the space may be 11um or 10.99um.
2. Pad has temperature compensation design, so the space may be 33um or 32.99um.

Alignment mark R




Alignment mark: (13706,372.5)




Alignment mark: (13706,285.5)

Alignment mark L



Alignment mark: (-13706,372.5)



Alignment mark: (-13706,285.5)

4. System Interface

4.1. DSI System Interface

4.1.1. General Description

The pad mapping of MIPI DSI interface is set by IM[2:0] pin, LANSSEL pins and MIPI_LANE_SEL register(as below table).

Table 2: DSI Interface Lane Mode Selection

External Pad Set				Register	Configuration of MIPI Lane				
LANSSEL	IM2	IM1	IM0	Page4_R00h MIPI_LANE_SEL	D0P/N Pin	D1P/N Pin	CLKP/N Pin	D2P/N Pin	D3P/N Pin
0	0	0	0	1	D3P/N	D2P/N	CLKP/N	D1P/N	D0P/N
0	0	0	1	1	D3N/P	D2N/P	CLKN/P	D1N/P	D0N/P
0	0	1	0	1	D0P/N	D1P/N	CLKP/N	D2P/N	D3P/N
0	0	1	1	1	D0N/P	D1N/P	CLKN/P	D2N/P	D3N/P
0	1	0	0	1	D3P/N	D0P/N	CLKP/N	D1P/N	D2P/N
0	1	0	1	1	D3N/P	D0N/P	CLKN/P	D1N/P	D2N/P
0	1	1	0	1	D2P/N	D1P/N	CLKP/N	D0P/N	D3P/N
0	1	1	1	1	D2N/P	D1N/P	CLKN/P	D0N/P	D3N/P
1	0	0	0	1	-	-	CLKP/N	D1P/N	D0P/N
1	0	0	1	1	-	-	CLKN/P	D1N/P	D0N/P
1	0	1	0	1	D0P/N	D1P/N	CLKP/N	-	-
1	0	1	1	1	D0N/P	D1N/P	CLKN/P	-	-
1	1	0	0	1	-	D0P/N	CLKP/N	D1P/N	-
1	1	0	1	1	-	D0N/P	CLKN/P	D1N/P	-
1	1	1	0	1	-	D1P/N	CLKP/N	D0P/N	-
1	1	1	1	1	-	D1N/P	CLKN/P	D0N/P	-
0	0	0	0	0	-	D2P/N	CLKP/N	D1P/N	D0P/N
0	0	0	1	0	-	D2N/P	CLKN/P	D1N/P	D0N/P
0	0	1	0	0	D0P/N	D1P/N	CLKP/N	D2P/N	-
0	0	1	1	0	D0N/P	D1N/P	CLKN/P	D2N/P	-
0	1	0	0	0	-	D0P/N	CLKP/N	D1P/N	D2P/N
0	1	0	1	0	-	D0N/P	CLKN/P	D1N/P	D2N/P
0	1	1	0	0	D2P/N	D1P/N	CLKP/N	D0P/N	-
0	1	1	1	0	D2N/P	D1N/P	CLKN/P	D0N/P	-
Others					Reserved				




Figure 2: DSI System Interface Diagram

The communication is separated into two different levels between the MCU and the display module:

- ❖ Low level communication is done on the interface level.
- ❖ High level communication is done on the packet level.

4.1.2. Interface Level Communication

4.1.2.1. General

The display module uses data and clock lane differential pairs for DSI (DSI-2M). Both differential lane pairs can be driven to Low Power (LP) or High Speed (HS) mode.

Low Power mode means that each line of the differential pair is used in the single ended mode, a differential receiver is disable (a termination resistor of the receiver is disable), and it can be driven into a low power mode.

High Speed mode means that differential pairs (the termination resistor of the receiver is enable) are not used in the single ended mode.

Different modes and protocols are used in each mode when transferring information from the MCU to the display module and vice versa.

The State Codes of the High Speed (HS) and Low Power (LP) lane pair are defined below.

Table 3: High Speed and Low-Power Lane Pair State Codes

Lane Pair State Code	Line DC Voltage Levels		High Speed (HS)	Low Power	
	DATA_P	DATA_N	Burst Mode	Control Mode	Escape Mode
HS-0	Low (HS)	High (HS)	Differential – 0	Note 1	Note1
HS-1	High (HS)	Low (HS)	Differential – 1	Note 1	Note 1
LP-00	Low (LP)	Low (LP)	Not Defined	Bridge	Space
LP-01	Low (LP)	High (LP)	Not Defined	HS – Request	Mark - 0
LP-10	High (LP)	Low (LP)	Not Defined	LP - Request	Mark - 1
LP-11	High (LP)	High (LP)	Not Defined	Stop	Note 2

Notes:

1. Low-Power Receivers (LP-Rx) of the lane pair will check the LP-00 state code when the Lane Pair is in the High Speed (HS) mode.
2. If Low-Power Receivers (LP-Rx) of the lane pair recognizes the LP-11 state code, then the lane pair will return to LP-11 of the Control Mode.
3. $n = 0, 1, 2$ and 3 (D1P/N, D2 P/N and D3 P/N lanes only for HS-0 and HS-1)

4.1.2.2. DSI CLK Lanes

CLKP/N lanes can be driven into three different power modes: Low Power Mode (LPM), Ultra-Low Power Mode (ULPM) and High Speed Clock Mode (HSCM). Clock lane are in the single ended mode (LP = Low Power) when entering or leaving Low Power Mode (LPM) or Ultra-Low Power Mode (ULPM). Clock lane is in the single ended mode (LP = Low Power) when entering in or leaving High Speed Clock Mode (HSCM). These entering and leaving protocols use Clock lane in the single ended mode to generate an entering or leaving sequence. The principal flow chart of the different Clock lane power modes is illustrated below.




Figure 3: Clock lane Power Modes

4.1.2.2.1. Low Power Mode (LPM)

CLKP/N lanes can be driven to the Low Power Mode (LPM), when CLKP/N lanes enter LP-11 State Code, in three different ways:

- 1) After SW Reset, HW Reset or Power On Sequence => LP-11
- 2) After CLKP/N lanes leave Ultra-Low Power Mode (ULPM, LP-00 State Code) => LP-10 => LP-11 (LPM).

This sequence is illustrated below.




Figure 4: From ULPM to LPM

3) After CLKP/N lanes leave High Speed Clock Mode (HSCM, HS-0 or HS-1 State Code) => HS-0=> LP-11 (LPM).
This sequence is illustrated below.




Figure 5: From High Speed Clock Mode (HSCM) to LPM

The changes of all the three modes are illustrated in the flow chart below.




Figure 6: All Three Mode Changes to LPM

4.1.2.2.2. Ultra-Low Power Mode (ULPM)

CLKP/N lanes can be driven to the Ultra-Low power Mode (ULPM) when CLK lanes enter the LP-00 State Code. The only entering possibility is from the Low Power Mode (LPM, LP-11 State Code) => LP-10 => LP-00 (ULPM). This sequence is illustrated below.




Figure 7: From LPM to ULPM

The mode change is also illustrated below.




Figure 8: Mode Change from LPM to ULPM

4.1.2.2.3. High-Speed Clock Mode (HSCM)

CLKP/N lanes can be driven to the High Speed Clock Mode (HSCM) when CLK lanes start to function between HS-0 and HS-1 State Codes. The only entering possibility is from the Low Power Mode (LPM, LP-11 State Code) => LP-01 => LP-00 => HS-0 => HS-0/1 (HSCM). This sequence is illustrated below.




Figure 9: From LPM to HSCM

The mode change is also illustrated below.




Figure 10: Mode Change from LPM to HSCM

The high speed clock (CLKP/N) starts before high speed data is sent via data lanes. The high speed clock continues clocking after the high speed data sending is stopped.

The burst of the high speed clock consists of:

- Even number of transitions
- Start state is HS-0
- End state is HS-0




Figure 11: High Speed Clock Burst

Notes:

1. If the last load bit is HS-0, the transmitter changes from HS-0 to HS-1.
2. If the last load bit is HS-1, the transmitter changes from HS-1 to HS-0.

4.1.2.3. DSI Data Lanes

4.1.2.3.1. General

D3P/N, D2P/N, D1P/N and D0P/N Data Lanes can be driven into different modes:

- Escape Mode (Only D0P/N data lane is used)
- High-Speed Data Transmission (all data lanes are used)
- Bus Turnaround Request (Only D0P/N data lane are used)

These modes and their entering codes are defined in the following table.

Table 4: Entering and Leaving Sequences

Mode	Entering Mode Sequence	Leaving Mode Sequence
Escape Mode ¹	LP-11 → LP-10 → LP-00 → LP-01 → LP-00	LP-00 → LP-10 → LP-11 (Mark-1)
High-Speed Data Transmission ²	LP-11 → LP-01 → LP-00 → HS-0	(HS-0 or HS-1) → LP-11
Bus Turnaround Request ³	LP-11 → LP-10 → LP-00 → LP-10 → LP-00	Hi-Z

4.1.2.3.2. Escape Modes

D0P/N data lanes can be used in different Escape Modes when data lanes are in the Low Power (LP) mode. These Escape Modes are used to:

- ◆ Send “Low-Power Data Transmission” (LPDT) from the MCU to the display module,
- ◆ Drive data lanes to “Ultra-Low Power State” (ULPS),
- ◆ Indicate “Remote Application Reset” (RAR), which can reset the display module,
- ◆ Indicate “Acknowledge” (ACK), which is used to transmit a non-error event from the display module to the MCU.

The basic sequence of the Escape Mode is as follows:

- Start: LP-11
- Escape Mode Entry (EME): LP-11 => LP-10 => LP-00 => LP-01 => LP-00
- Escape Command (EC), which is coded, when one of the data lanes changes from low-to-high-to-low then this changed data lane presents the value of the current data bit (D0P = 1, D0N= 0). When DSI-D0 changes from low-to-high-to-low, the receiver will latch a data bit, which value is logical 0. The receiver will use this low-to-high-to-low transition as its internal clock.
- A load if it is needed
- Exit Escape (Mark-1) LP-00 => LP-10 => LP-11
- End: LP-11

This basic construction is illustrated below:




Figure 12 General Escape Mode Sequence

A total of eight Escape Commands (EC) are divided into two types: Mode and Trigger, as shown in Table 5: Escape Commands.

An example of the Mode type Escape Command is 'Ultra-Low Power Mode', where the MCU instructs the display module to enter its Ultra-Low Power Mode.

Escape commands are defined in the following table.

Table 5: Escape Commands

Escape command	Command Type Mode/Trigger	Entry command Pattern (First Bit → Last Bit Transmitted)	Dn	D0
Low-Power Data Transmission	Mode	1110 0001 b	-	X
Ultra-Low Power Mode	Mode	0001 1110 b	X	X
Undefined-1, ^{Note 1}	Mode	1001 1111 b	-	-
Undefined-2, ^{Note 1}	Mode	1101 1110 b	-	-
Remote Application Reset	Trigger	0110 0010 b	-	X
Acknowledge	Trigger	0010 0001 b	-	X
Unknown-5, ^{Note 1}	Trigger	1010 0000 b	-	-

Notes:

1. This Escape command support is not implemented on the display module.
2. $n = 1$
3. x = Supported
4. - = Not Supported

4.1.2.3.2.1. Low-Power Data Transmission (LPDT)

The MCU can send data to the display module in the Low-Power Data Transmission (LPDT) mode when data lanes enter the Escape Mode and Low-Power Data Transmission (LPDT) command is sent to the display module. The display module also uses the same sequence when it sends data to the MCU. The Low Power Data Transmission (LPDT) uses the following sequence:

- Start: LP-11
- Escape Mode Entry (EME): LP-11 => LP-10 => LP-00 => LP-01 => LP-00
- Low-Power Data Transmission (LPDT) command in the Escape Mode: 1110 0001 (first to last bit)
- Load (Data):
 - ✧ One or more bytes (one byte = 8 bit)
 - ✧ Data lanes are in pause mode when data lanes are stopped (both lanes are low) between bytes
- Mark-1: LP-00 => LP-10 => LP-11
- End: LP-11

This sequence is illustrated for reference purposes below:




Figure 13: Low-Power Data Transmission (LPDT)

Note: Load (Data) presents that the first bit is the logical 1 in this example.




Figure 14: Pause (Example)

4.1.2.3.2.2. Ultra-Low Power State (ULPS)

The MCU can force data lanes get into the Ultra-Low Power State (ULPS) mode when data lanes enter the Escape Mode. The Ultra-Low Power State (ULPS) uses the following sequence:

- Start: LP-11
- Escape Mode Entry (EME): LP-11 => LP-10 => LP-00 => LP-01 => LP-00
- Ultra-Low Power State (ULPS) command in the Escape Mode: 0001 1110 (first to last bit)
- Ultra-Low Power State (ULPS) when the MCU keeps data lanes low
- Mark-1: LP-00 => LP-10 => LP-11
- End: LP-11 (Next command must wait 100us after data lanes leave ULPS)

This sequence is illustrated for reference purposes below:




Figure 15: Ultra-Low Power State (ULPS)

4.1.2.3.2.3. Remote Application Reset (RAR)

The MCU can inform the display module that it should be reset in Remote Application Reset (RAR) trigger when data lanes enter the Escape Mode. The Remote Application Reset (RAR) uses the following sequence:

- Start: LP-11
- Escape Mode Entry (EME): LP-11 => LP-10 => LP-00 => LP-01 => LP-00
- Remote Application Reset (RAR) command in Escape Mode: 0110 0010 (first to last bit)
- Mark-1: LP-00 => LP-10 => LP-11
- End: LP-11

This sequence is illustrated for reference purposes below:




Figure 16: Remote Application Reset (RAR)

4.1.2.3.2.4. Acknowledge (ACK)

The display module can inform the MCU an error is not recognized by Acknowledge (ACK). The display module sends the Acknowledge (ACK) with the following sequence:

- Start: LP-11
- Escape Mode Entry (EME): LP-11 => LP-10 => LP-00 => LP-01 => LP-00
- Acknowledge (ACK) command in the Escape Mode: 0010 0001 (first to last bit)
- Mark-1: LP-00 => LP-10 => LP-11
- End: LP-11

This sequence is illustrated for reference purposes below:




Figure 17: Acknowledge (ACK)

4.1.2.3.3. High-Speed Data Transmission (HSDT)

4.1.2.3.3.1. Entering High-Speed Data Transmission (TSOT of HSDT)

The display module enters High-Speed Data Transmission (HSDT) when Clock lane CLKP/N have already entered the High-Speed Clock Mode (HSCM) by the MCU. See more information in the section “4.1.2.2.3 High-Speed Clock Mode (HSCM)”.

Data lanes D3P/N, D2P/N, D1P/N and D0P/N of the display module enter the High-Speed Data Transmission (TSOT of HSDT) as follows:

- Start: LP-11
- HS-Request: LP-01
- HS-Settle: LP-00 => HS-0 (Rx: Lane Termination Enable)
- Rx Synchronization: 011101 (Tx (= MCU) Synchronization: 0001 1101)
- End: High-Speed Data Transmission (HSDT) – Ready to receive High-Speed Data Load

The sequence of entering High-Speed Data Transmission (TSOT of HSDT) is illustrated below:




Figure 18: Entering High-Speed Data Transmission (TSOT of HSDT)

4.1.2.3.3.3. Burst of the High-Speed Data Transmission (HSDT)

The burst of the “High-Speed Data Transmission” (HSDT) can consist of one or several data packet(s). These data packets can be Long (LPa) or Short (SPa) packets. These packets are defined in the section “4.1.3.1 Short Packet (SPa) and Long Packet (LPa) Structures”. These different burst of the High-Speed Data Transmission (HSDT) cases are illustrated for reference purposes below.




Figure 20: Single Packet in High-Speed Data Transmissions

The multiple packets in High-Speed Data Transmission are illustrated for reference purposes below:




Figure 21: Multiple Packets in High-Speed Data Transmission – Examples

Table 6: Abbreviations

Abbreviation	Explanation
EOT	End of the Transmission
LPa	Long Packet
LP-11	Low Power Mode, Both of Data lanes are '1's (Stop Mode)
SPa	Short Packet
SOT	Start of the Transmission

Byte orders of the sent packet in High-Speed Data Transmission (HSDT) are as follows.




Figure 22: Number of Bytes, N, transmitted is an integer multiple of the number of lanes

The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.




Figure 23: Number of Bytes, N, transmitted is NOT an integer multiple of the number of lanes (Example 1)




Figure 24: Number of Bytes, N, transmitted is NOT an integer multiple of the number of lanes (Example 2)




Figure 25: Number of Bytes, N, transmitted is NOT an integer multiple of the number of lanes (Example 3)




Figure 26: Continuous Multiple Packets in HSDT when Number of Bytes is Equal on Data Lanes at the End of the Packet




Figure 27: Continuous Multiple Packets in HSDT when Number of Bytes is not Equal on Data Lanes at the End of the Packet (Example 1)




Figure 28: Continuous Multiple Packets in HSDT when Number of Bytes is not Equal on Data Lanes at the End of the Packet (Example 2)




Figure 29: Continuous Multiple Packets in HSDT when Number of Bytes is not Equal on Data Lanes at the End of the Packet (Example 3)

4.1.2.3.4. Bus Turnaround (BTA)

The MCU or display module, which controls D0P/N Data Lanes, can start a bus turnaround procedure when it requires information from a receiver, which can be the MCU or display module.

The MCU and display module use the same sequence when this bus turnaround procedure is used. The sequence, when the MCU wants to do the bus turnaround procedure to the display module, is described for reference purposes as follows:

- Start (MCU): LP-11
- Turnaround Request (MCU): LP-11 => LP-10 => LP-00 => LP-10 => LP-00
- The MCU waits until the display module starts to control D0P/N data lanes and the MCU stops to control D0P/N data lanes (= High-Z)
- The display module changes to the stop mode: LP-00 => LP-10 => LP-11

The bus turnaround procedure (from the MCU to the display module) is illustrated below:




Figure 30: Bus Turnaround Procedure

MCU and display module terms can be switched in Figure 30 if the Bus Turnaround (BTA) is from the display module to the MCU.

4.1.3. Packet Level Communication

4.1.3.1. Short Packet (SPa) and Long Packet (LPa) Structures

Short Packet (SPa) and Long Packet (LPa) are always used when data transmission is done in Low Power Data Transmission (LPDT) or High-Speed Data Transmission (HSDT) modes. The lengths of the packets are:

- ❖ Short Packet (SPa): 4 bytes
- ❖ Long Packet (LPa): 6 to 65,541 bytes

The type (SPa or LPa) of the packet can be recognized from their package headers (PH).




Figure 31: Short Packet (SPa) Structure




Figure 32: Long Packet (LPa) Structure

Notes:

1. Figure 31 and Figure 32 present a single packet sending (= Includes LP-11, SoT and EoT for each packet sending).
2. The other possibility is that SoT, EoT and LP-11 are not needed between packets if packets are sent in multiple packet format, e.g.
 - LP-11 => SoT => SPa => LPa => SPa => SPa => EoT => LP-11
 - LP-11 => SoT => SPa => SPa => SPa => EoT => LP-11
 - LP-11 => SoT => LPa => LPa => LPa => EoT => LP-11

4.1.3.1.1. Bit Order of the Byte on Packets

The bit order of the byte, what is used in packets, is that the Least Significant Bit (LSB) of the byte is sent first, and the Most Significant Bit (MSB) is sent last. The order is illustrated for reference purposes below.




Figure 33: Bit Order of the Byte on Packets

4.1.3.1.2. Byte Order of the Multiple Byte Information on Packets

Byte order of the multiple bytes information, what is used in packets, is that the Least Significant (LS) Byte of the information is sent first and the Most Significant (MS) Byte is sent last. For example, Word Count (WC) consists of 2 bytes (= 16 bits); while the LS byte is sent first and the MS byte is sent last. The order is illustrated for reference purposes below.




Figure 34: Byte Order of the Multiple Byte Information on Packets

4.1.3.1.3. Packet Header (PH)

The packet header always consists of 4 bytes. The content of these 4 bytes are different for Short Packet (SPa) and Long Packet (LPa).

Short Packet (SPa):

- 1st byte: Data Identification (DI) => Identify that this is a Short Packet (SPa)
- 2nd and 3rd bytes: Packet Data (PD), Data 0 and 1
- 4th byte: Error Correction Code (ECC)




Figure 35: Packet Header (PH) in a Short Packet (SPa)

Long Packet (LPa):

- 1st byte: Data Identification (DI) => Identify that this is a Long Packet (LPa)
- 2nd and 3rd bytes: Word Count (WC)
- 4th byte: Error Correction Code (ECC)




Figure 36: Packet Header (PH) in a Long Packet (LPa)

4.1.3.1.3.1. Data Identification (DI)

Data Identification (DI) is a part of the Packet Header (PH), and it consists of 2 parts:

- Virtual Channel (VC), 2 bits, DI [7...6]
- Data Type (DT), 6 bits, DI [5...0]

The Data Identification (DI) structure is illustrated, see the figure below.




Figure 37: Data Identification (DI) Structure

Data Identification (DI) in the Packet Header (PH) is illustrated for reference purposes below.




Figure 38: Data Identification (DI) on the Packet Header (PH)

4.1.3.1.3.1.1. Virtual Channel (VC)

Virtual Channel (VC) is a part of Data Identification (DI [7...6]) structure, and it is used to address where a packet is to be sent from the MCU. Bits of the Virtual Channel (VC) are illustrated for reference purposes below.




Figure 39: Virtual Channel (VC) on the Packet Header (PH)

Virtual Channel (VC) can assign 4 different channels for 4 different display modules. Devices will use the same virtual channel as which the MCU uses to send packets to them, e.g.

The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.

- ◆ The MCU uses the virtual channel 0 when it sends packets to the ILI9881C-05
- ◆ The ILI9881C-05 also uses the virtual channel 0 when it sends packets to the MCU

This functionality is illustrated below.




Figure 40: Virtual Channel (VC) Configuration

Virtual Channel (VC) is always 0 ($DI[7..6] = VC[1..0] = 00b$) when the MCU sends “End of Transmission Packet” to the display module. See the section “4.1.3.2.1.7 End of Transmission Packet (EoTP)”.

This display module does not support the virtual channel selector for other devices (1 to 3) when the only possible virtual channel (VC [1..0]) is 00b for the ILI9881C-05.

4.1.3.1.3.1.2. Data Type (DT)

Data Type (DT) is a part of Data Identification (DI [5...0]) structure, and it is used to define the type of the used data in a packet. Bits of the Data Type (DT) are illustrated for reference purposes below.




Figure 41: Data Type (DT) on the Packet Header (PH)

This Data Type (DT) also defines the used packet is a Short Packet (SPa) or a Long Packet (LPa). Data Types (DT) are different from the MCU to the display module (or other devices) and vice versa. These Data Types (DT) are defined in the tables below.

Table 7: Data Type (DT) from the MCU to the Display Module

From the MCU to the Display Module								
Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Hex	Description	Short/Long Packet
0	0	0	0	0	1	01	Sync Event, V Sync Start	SPa (Short Packet)
0	1	0	0	0	1	11	Sync Event, V Sync End	SPa (Short Packet)
1	0	0	0	0	1	21	Sync Event, H Sync Start	SPa (Short Packet)
1	1	0	0	0	1	31	Sync Event, H Sync End	SPa (Short Packet)
0	0	1	0	0	0	08	End of Transmission Packet (EoTP) ^{Note1}	SPa (Short Packet)
0	0	0	0	1	0	02	Color Mode Off Command	SPa (Short Packet)
0	1	0	0	1	0	12	Color Mode On Command	SPa (Short Packet)
1	0	0	0	1	0	22	Shut Down Peripheral Command	SPa (Short Packet)
1	1	0	0	1	0	32	Turn On Peripheral Command	SPa (Short Packet)
0	0	0	0	1	1	03	Generic Short WRITE, no parameters	SPa (Short Packet)
0	1	0	0	1	1	13	Generic Short WRITE, 1 parameters	SPa (Short Packet)
1	0	0	0	1	1	23	Generic Short WRITE, 2 parameters	SPa (Short Packet)
0	0	0	1	0	0	04	Generic Short READ, no parameters	SPa (Short Packet)
0	1	0	1	0	0	14	Generic Short READ, 1 parameters	SPa (Short Packet)
1	0	0	1	0	0	24	Generic Short READ, 2 parameters	SPa (Short Packet)
0	0	0	1	0	1	05	DCS Write, No Parameter	SPa (Short Packet)
0	1	0	1	0	1	15	DCS Write, 1 Parameter	SPa (Short Packet)
0	0	0	1	1	0	06	DCS Read, No Parameter	SPa (Short Packet)
1	1	0	1	1	1	37	Set Maximum Return Packet Size	SPa (Short Packet)
0	0	1	0	0	1	09	Null Packet, No Data, ^{Note2}	LPa (Long Packet)
0	1	1	0	0	1	19	Blanking Packet, no data	LPa (Long Packet)
1	0	1	0	0	1	29	Generic Long Write	LPa (Long Packet)
1	1	1	0	0	1	39	DCS Write Long	LPa (Long Packet)
0	0	1	1	1	0	0E	Packed Pixel Stream, 16-bit RGB, 5-6-5 Format	LPa (Long Packet)
0	1	1	1	1	0	1E	Packed Pixel Stream, 18-bit RGB, 6-6-6 Format	LPa (Long Packet)
1	0	1	1	1	0	2E	Loosely Packed Pixel Stream, 18-bit RGB, 6-6-6 Format	LPa (Long Packet)
1	1	1	1	1	0	3E	Packed Pixel Stream, 24-bit RGB, 8-8-8 Format	LPa (Long Packet)
x	x	0	0	0	0	x0	DO NOT USE	
x	x	1	1	1	1	xF	All unspecified codes are reserved	

Notes:

1. This can be used when the MCU wants to make sure that it is the end of the transmission in High Speed Data Transferring (HSDDT) mode.
2. This can be used when data lanes are to be kept in High Speed Data Transferring (HSDDT) Mode.

Table 8: Data Type (DT) from the Display Module to the MCU

From the Display Module to the MCU							Description	Short/Long Packet
Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Hex		
0	0	0	0	1	0	02	Acknowledge with Error Report	SPa (Short Packet)
0	0	1	0	0	0	08	End of Transmission Packet (EoTP)	SPa (Short Packet)
0	1	0	0	0	1	11	Generic Short READ Response, 1 byte returned	SPa (Short Packet)
0	1	0	0	1	0	12	Generic Short READ Response, 2 byte returned	SPa (Short Packet)
0	1	1	0	1	0	1A	Generic Long READ Response	LPa (Long Packet)
0	1	1	1	0	0	1C	DCS Read Long Response	LPa (Long Packet)
1	0	0	0	0	1	21	DCS Read Short Response, 1 byte returned	SPa (Short Packet)
1	0	0	0	1	0	22	DCS Read Short Response, 2 byte returned	SPa (Short Packet)

The receiver will ignore other Data Types (DT) if they are not defined in Table 7 and Table 8.

4.1.3.1.3.2. Packet Data (PD) in a Short Packet (SPa)

Packet Data (PD) of the Short Packet (SPa) is placed after Data Type (DT) of the Data Identification (DI) and indicates a Short Packet (SPa) is to be sent. Packet Data (PD) of a Short Packet (SPa) consists of 2 data bytes: Data 0 and Data 1. The sending order of the Packet Data (PD) is that Data 0 is sent first and the Data 1 is sent last. Bits of Data 1 are set to 0 if the information length is 1 byte. Packet Data (PD) of a Short Packet (SPa), when the length of the information is 1 or 2 bytes and Virtual Channel (VC) is 0, are illustrated for reference purposes below.

Packet Data (PD) information:

- Data 0: 26hex (Display Command Set (DCS) with 1 Parameter => DI (Data Type (DT)) = 15hex)
- Data 1: 01hex (DCS's parameter)




Figure 42: Packet Data (PD) for Short Packet (SPa), 2 Bytes Information

Packet Data (PD) information:

- Data 0: 10hex (DCS without parameter => DI (Data Type (DT)) = 05hex)
- Data 1: 00hex (Null)




Figure 43: Packet Data (PD) for Short Packet (SPa), 1 Byte Information

4.1.3.1.3.3. Word Count (WC) in a Long Packet (LPa)

Word Count (WC) of the Long Packet (LPa) is placed after Data Type (DT) of the Data Identification (DI) and indicates that a Long Packet (LPa) is to be sent. Word Count (WC) indicates the amount of data bytes of the Packet Data (PD) that is to be sent after the Packet Header (PH). The location of the Word Count (WC) in a Long Packet is the same as which of the Packet Data (PD) in a Short Packet (SPa), as shown in Figure 45. Word Count (WC) of the Long Packet (LPa) consists of 2 bytes. The sending order of these 2 bytes of the Word Count (WC) is that the Least Significant (LS) Byte is sent first, and the Most Significant (MS) Byte is sent last. Word Count (WC) of a Long Packet (LPa) is illustrated for reference purposes below.




Figure 44: Word Count (WC) in a Long Packet (LPa)




Figure 45: Packet Data in Short and Long Packets

4.1.3.1.3.4. Error Correction Code (ECC)

The Error Correction Code (ECC) is a part of Packet Header (PH) and its purpose is to identify an error or errors.

The ECC protects the following fields:

- ❖ Short Packet (SPa): Data Identification (DI) byte (8 bits: D [0...7]), Packet Data (PD) bytes (16 bits: D [8...23]) and ECC (8 bits: P [0...7])
- ❖ Long Packet (LPa): Data Identification (DI) byte (8 bits: D [0...7]), Word Count (WC) bytes (16 bits: D [8...23]) and ECC (8 bits: P [0...7])

D [23...0] and P [7...0] are illustrated for reference purposes below.




Figure 46: D [23...0] and P [7...0] in a Short Packet (SPa)




Figure 47: D [23...0] and P [7...0] in a Long Packet (LPa)

Error Correction Code (ECC) can recognize one or several error(s) and can only correct one-bit error. Bits (P [7...0]) of the Error Correction Code (ECC) are defined, where the symbol '^' presents the XOR function (Pn is 1 if there is odd number of 1, and Pn is 0 if there is even number of 1), as follows.

- P7 = 0
- P6 = 0
- P5 = D10^D11^D12^D13^D14^D15^D16^D17^D18^D19^D21^D22^D23
- P4 = D4^D5^D6^D7^D8^D9^D16^D17^D18^D19^D20^D22^D23
- P3 = D1^D2^D3^D7^D8^D9^D13^D14^D15^D19^D20^D21^D23
- P2 = D0^D2^D3^D5^D6^D9^D11^D12^D15^D18^D20^D21^D22

- $P1 = D0 \oplus D1 \oplus D3 \oplus D4 \oplus D6 \oplus D8 \oplus D10 \oplus D12 \oplus D14 \oplus D17 \oplus D20 \oplus D21 \oplus D22 \oplus D23$
- $P0 = D0 \oplus D1 \oplus D2 \oplus D4 \oplus D5 \oplus D7 \oplus D10 \oplus D11 \oplus D13 \oplus D16 \oplus D20 \oplus D21 \oplus D22 \oplus D23$

P7 and P6 are set to 0 because Error Correction Code (ECC) is based on 64 bit value (D [63...0]), but this implementation is based on 24 bit value (D [23...0]). Therefore, only 6 bits are needed (P [5...0]) for Error Correction Code (ECC).




Figure 48: XOR Function on a Short Packet (SPa)




Figure 49: XOR Function on a Long Packet (LPa)

The transmitter (= the MCU or the Display Module) will send data bits D [23...0] and Error Correction Code (ECC) P [7...0]. The receiver (= the Display module or the MCU) will calculate the Internal Error Correction Code (IECC) and compare the received Error Correction Code (ECC) and the Internal Error Correction Code (IECC). This comparison is done when each power bit of ECC and IECC have performed the XOR function. The result of this function is PO [7...0]. This functionality, where the transmitter is the MCU and the receiver is the display module, is illustrated for reference purposes below.




Figure 50: Internal Error Correction Code (IECC) on the Display Module (= the Receiver)

The sent data bits (D [23...0]) and ECC (P [7...0]) are correctly received if the value of the PO [7...0] is 00h.
The sent data bits (D [23...0]) and ECC (P [7...0]) are not correctly received if the value of the PO [7...0] is not 00h.

ECC P[7...0]	1	1	0	0	0	0	0	0	03h
IECC PI[7...0]	1	1	0	0	0	0	0	0	03h
XOR(ECC, IECC) => PO[7...0]	0	0	0	0	0	0	0	0	= 00h => No Error
	L							M	
	S							S	
	B							B	

Figure 51: Internal XOR Calculation between ECC and IECC Values – No Error

ECC P[7...0]	1	1	0	0	0	0	0	0	03h
IECC PI[7...0]	1	1	1	1	0	0	0	0	0Fh
XOR(ECC, IECC) => PO[7...0]	0	0	1	1	0	0	0	0	= 0Ch => Error
	L							M	
	S							S	
	B							B	

Figure 52: Internal XOR Calculation between ECC and IECC Values - Error

The received Error Correction Code (ECC) can be 00h when the Error Correction Code (ECC) function is not used for data values D [23...0] on the transmitter side. The number of the errors (one or more) can be defined when the value of the PO [7...0] is compared to the values in the following table.

Table 9: One Bit Error Value of the Error Correction Code (ECC)

Data Bit	PO7	PO6	PO5	PO4	PO3	PO2	PO1	PO0	Hex
D [0]	0	0	0	0	0	1	1	1	07h
D [1]	0	0	0	0	1	0	1	1	0Bh
D [2]	0	0	0	0	1	1	0	1	0Dh
D [3]	0	0	0	0	1	1	1	0	0Eh
D [4]	0	0	0	1	0	0	1	1	13h
D [5]	0	0	0	1	0	1	0	1	15h
D [6]	0	0	0	1	0	1	1	0	16h
D [7]	0	0	0	1	1	0	0	1	19h
D [8]	0	0	0	1	1	0	1	0	1Ah
D [9]	0	0	0	1	1	1	0	0	1Ch
D [10]	0	0	1	0	0	0	1	1	23h
D [11]	0	0	1	0	0	1	0	1	25h
D [12]	0	0	1	0	0	1	1	0	26h
D [13]	0	0	1	0	1	0	0	1	29h
D [14]	0	0	1	0	1	0	1	0	2Ah
D [15]	0	0	1	0	1	1	0	0	2Ch
D [16]	0	0	1	1	0	0	0	1	31h
D [17]	0	0	1	1	0	0	1	0	32h
D [18]	0	0	1	1	0	1	0	0	34h
D [19]	0	0	1	1	1	0	0	0	38h
D [20]	0	0	0	1	1	1	1	1	1Fh
D [21]	0	0	1	0	1	1	1	1	2Fh
D [22]	0	0	1	1	0	1	1	1	37h
D [23]	0	0	1	1	1	0	1	1	3Bh

An error is detected if the value of the PO [7...0] is in Table 9, and the receiver can correct this one bit error

because this found value also defines the location of the corrupt bit, e.g.

- ❖ PO [7...0] = 0Eh
- ❖ The bit of the data (D [23...0]), that is not correct, is D [3]

More than one error is detected if the value of the PO [7...0] is not in Table 9, for example, PO [7...0] = 0Ch.

4.1.3.1.4. Packet Data (PD) in a Long Packet (LPa)

Packet Data (PD) of a Long Packet (LPa) is placed after the Packet Header (PH) of a Long Packet (LPa). The amount of the data bytes is defined in the section “4.1.3.1.3.3 Word Count (WC) in a Long Packet (LPa)”.

4.1.3.1.5. Packet Footer (PF) in a Long Packet (LPa)

Packet Footer (PF) of a Long Packet (LPa) is placed after the Packet Data (PD) of a Long Packet (LPa). The Packet Footer (PF) is a checksum value that is calculated from the Packet Data of the Long Packet (LPa). The checksum uses a 16-bit Cyclic Redundancy Check (CRC) value which is generated by a polynomial $X^{16}+X^{12}+X^5+X^0$, as illustrated below.




Figure 53: 16-bit Cyclic Redundancy Check (CRC) Calculation

The 16-bit Cyclic Redundancy Check (CRC) generator is initialized to FFFFh before calculations. The Most Significant Bit (MSB) of the data byte of the Packet Data (PD) is the first bit which is inputted into the 16-bit Cyclic Redundancy Check (CRC). An example of the 16-bit Cyclic Redundancy Check (CRC), where the Packet Data (PD) of a Long Packet (LPa) is 01h, is illustrated (step-by-step) below.




Figure 54: CRC Calculation – Packet Data (PD) is 01h

The value of the Packet Footer (PF) is 1E0Eh in this example (Command 01h has been sent), and is illustrated

The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.

below.




Figure 55: Packet Footer (PF) Example

The receiver calculates its checksum value from the received Packet Data (PD). The receiver compares its checksum and the Packet Footer (PF) that the transmitter has sent. The received Packet Data (PD) and Packet Footer (PF) are correct if the checksum of the receiver and Packet Footer (PF) are equal. The received Packet Data (PD) and Packet Footer (PF) are not correct if the checksum of the receiver and Packet Footer (PF) are not equal.

4.1.3.2.1.2. Display Command Set (DCS) Write, No Parameter (DCSWN-S)

“Display Command Set (DCS) Write, No Parameter”, which is defined in Data Type (DT, 00 0101b), is always used in a Short Packet (SPa) from the MCU to the display module. These commands are defined in a table below.

Table 10: Display Command Set (DCS) Write, No Parameters (DCSWN-S)

Command
NOP (00h)
Software Reset (01h)
Sleep In(10h)
Sleep Out (11h)
Normal Display Mode On (13h)
All Pixel Off (22h)
All Pixel On (23h)
Display Off (28h)
Display ON (29h)
Tearing Effect Line OFF (34h)
Idle Mode Off (38h)
Idle Mode On (39h)
Stop Transition (59h)

A Short Packet (SPa) is defined as:

- Data Identification (DI)
 - ✧ Virtual Channel (VC, DI [7...6]): 00b
 - ✧ Data Type (DT, DI [5...0]): 00 0101b
- Packet Data (PD)
 - ✧ Data 0: “Sleep In (10h)”, Display Command Set (DCS)
 - ✧ Data 1: Always 00hex
- Error Correction Code (ECC)




Figure 57: Display Command Set (DCS) Write, No Parameter (DCSWN-S) - Example

4.1.3.2.1.3. Display Command Set (DCS) Write, 1 Parameter (DCSW1-S)

“Display Command Set (DCS) Write, 1 Parameter” (DCSW1-S), which is defined in Data Type (DT, 01 0101b), is always used in a Short Packet (SPa) from the MCU to the display module. These commands are defined in the table below.

Table 11: Display Command Set (DCS) Write, 1 Parameter (DCSW1-S)

Command
Gamma Curve Set (26h)
Tearing Effect Line ON(35h)
Memory Access Control (36h)
Interface Pixel Format (3Ah)
Write Display Brightness (51h)
Write CTRL Display (53h)
Write Power Save (55h)

Note: One Subpixel has been written

A Short Packet (SPa) is defined as:

- Data Identification (DI)
 - ✧ Virtual Channel (VC, DI [7...6]): 00b
 - ✧ Data Type (DT, DI [5...0]): 01 0101b
- Packet Data (PD)
 - ✧ Data 0: “Gamma Set (26h)”, Display Command Set (DCS)
 - ✧ Data 1: 01hex, Parameter of the DCS
- Error Correction Code (ECC)




Figure 58: Display Command Set (DCS) Write, 1 Parameter (DCSW1-S) – Example

4.1.3.2.1.4. Display Command Set (DCS) Write Long (DCSW-L)

“Display Command Set (DCS) Write Long” (DCSW-L), which is defined in Data Type (DT, 11 1001b), is always used in a Long Packet (LPa) from the MCU to the display module. Command (No Parameters) and Write (1 or more parameters) are defined in a table below.

Table 12: Display Command Set (DCS) Write Long (DCSW-L)

Command
NOP (00h), ^{Note 1}
Software Reset (01h), ^{Note 1}
Sleep In(10h), ^{Note 1}
Sleep Out (11h), ^{Note 1}
Normal Display Mode On (13h), ^{Note 1}
All Pixel Off (22h), ^{Note 1}
All Pixel On (23h), ^{Note 1}
Gamma Curve Set (26h), ^{Note 2}
Display Off (28h), ^{Note 1}
Display ON (29h), ^{Note 1}
Tearing Effect Line OFF (34h), ^{Note 1}
Tearing Effect Line ON (35h), ^{Note 2}
Memory Access Control (36h), ^{Note 2}
Idle Mode Off (38h), ^{Note 1}
Idle Mode On (39h), ^{Note 1}
Interface Pixel Format (3Ah), ^{Note 2}
Set Tear Scan Line(44h),
Write Display Brightness (51h), ^{Note 2}
Write CTRL Display (53h), ^{Note 2}
Write Power Save(55h), ^{Note 2}
Stop Transition (59h), ^{Note 1}
Write CABC Minimum Brightness (5Eh), ^{Note 2}
Set Transition Time(68h)

Notes:

1. Short Packet (SPa) can also be used; See the section “4.1.3.2.1.2 Display Command Set (DCS) Write, No Parameter (DCSWN-S)”.
2. Short Packet (SPa) can also be used; See the section “4.1.3.2.1.3 Display Command Set (DCS) Write, 1 Parameter (DCSW1-S)”.

A Long Packet (LPa) with one command (No Parameter) is defined as:

- Data Identification (DI)
 - ✧ Virtual Channel (VC, DI [7...6]): 00b
 - ✧ Data Type (DT, DI [5...0]): 11 1001b
- Word Count (WC)
 - ✧ Word Count (WC): 0001h
- Error Correction Code (ECC)
- Packet Data (PD): Data 0: “Sleep In (10h)”, Display Command Set (DCS)
- Packet Footer (PF)




Figure 59: Display Command Set (DCS) Write Long (DCSW-L) with DCS Only - Example

A Long Packet (LPa) with one Write (1 parameter) is defined as:

- Data Identification (DI)
 - ✧ Virtual Channel (VC, DI [7...6]): 00b
 - ✧ Data Type (DT, DI [5...0]): 11 1001b
- Word Count (WC)
 - ✧ Word Count (WC): 0002h
- Error Correction Code (ECC)
- Packet Data (PD):
 - ✧ Data 0: "Gamma Set (26h)", Display Command Set (DCS)
 - ✧ Data 1: 01hex, Parameter of the DCS
- Packet Footer (PF)




Figure 60: Display Command Set (DCS) Write Long with DCS and 1 Parameter - Example

A Long Packet (LPa) with one Write (4 parameters) is defined as:

- Data Identification (DI)
 - ✧ Virtual Channel (VC, DI [7...6]): 00b
 - ✧ Data Type (DT, DI [5...0]): 11 1001b
- Word Count (WC)
 - ✧ Word Count (WC): 0005h
- Error Correction Code (ECC)
- Packet Data (PD):
 - ✧ Data 0: "Column Address Set (2Ah)" (For example only), Display Command Set (DCS)
 - ✧ Data 1: 00hex, 1st Parameter of the DCS, Start Column SC [15...8]
 - ✧ Data 2: 12hex, 2nd Parameter of the DCS, Start Column SC [7...0]
 - ✧ Data 3: 01hex, 3rd Parameter of the DCS, End Column EC [15...8]
 - ✧ Data 4: EFhex, 4th Parameter of the DCS, End Column EC [7...0]
- Packet Footer (PF)




Figure 61: Display Command Set (DCS) Write Long with DCS and 4 Parameters - Example

4.1.3.2.1.5. Display Command Set (DCS) Read, No Parameter (DCSRN-S)

“Display Command Set (DCS) Read, No Parameter” (DCSRN-S), which is defined in Data Type (DT, 00 0110b), is always used in a Short Packet (SPa) from the MCU to the display module. These commands are defined in the table below.

Table 13: Display Command Set (DCS) Read, No Parameter (DCSRN-S)

Command
Read Number of the Errors on DSI (05h)
Read Display Power Mode (0Ah)
Read Display MADCTL (0Bh)
Read Display Pixel Format (0Ch)
Read Display Image Mode (0Dh)
Read Display Signal Mode (0Eh)
Read Display Self-Diagnostic Result (0Fh)
Get Tear Scan Line(45h)
Read Display Brightness Value (52h)
Read CTRL Value Display (54h)
Read Power Save (56h)
Read CABC Minimum Brightness (5Fh)
Get Transition Time(69h)
Read DDB Start (A1h)
Read DDB Continue (A8h)
Read First Checksum(AAh)
Read Continue Checksum (AFh)
Read ID1 (DAh)
Read ID2 (DBh)
Read ID3 (DCh)

The MCU has to define to the display module the maximum size of the returned packet. The command, which is used for this purpose, is “Set Maximum Return Packet Size” (SMRPS-S), which Data Type (DT) is 11 0111b and is used in a Short Packet (SPa) before the MCU can send “Display Command Set (DCS) Read, No Parameter” to the display module. This sequence is illustrated for reference purposes below.

Step 1:

The MCU sends “Set Maximum Return Packet Size” (Short Packet (SPa)) (SMRPS-S) to the display module when it wants to return one byte from the display module.

- Data Identification (DI)
 - ✧ Virtual Channel (VC, DI [7...6]): 00b
 - ✧ Data Type (DT, DI [5...0]): 11 0111b
- Maximum Return Packet Size (MRPS)
 - ✧ Data 0: 01hex
 - ✧ Data 1: 00hex
- Error Correction Code (ECC)




Figure 62: Set Maximum Return Packet Size (SMRPS-S) - Example

Step 2:

The MCU wants to receive the value of the “Read ID1 (DAh)” from the display module when the MCU sends “Display Command Set (DCS) Read, No Parameter” to the display module.

- Data Identification (DI)
 - ✧ Virtual Channel (VC, DI [7...6]): 00b
 - ✧ Data Type (DT, DI [5...0]): 00 0110b
- Packet Data (PD)
 - ✧ Data 0: “Read ID1 (DAh)”, Display Command Set (DCS)
 - ✧ Data 1: Always 00hex
- Error Correction Code (ECC)




Figure 63: Display Command Set (DCS) Read, No Parameter (DCSRN-S) - Example

Step 3:

The display module can send 2 different information to the MCU after Bus Turnaround (BTA):

1. An acknowledge with Error Report (AwER), which is used in a Short Packet (SPa), if there is an error when receiving a command. See the section “4.1.3.2.2.2 Acknowledge with Error Report (AwER)”.

The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.

2. Information of the received command, which can be a Short Packet (SPa) or a Long Packet (LPa).

4.1.3.2.1.6. Null Packet, No Data (NP-L)

“Null Packet, No Data” (NP-L), which is defined in Data Type (DT, 001001b), is always used in a Long Packet (LPa) from the MCU to the display module. The purpose of this command is to keep data lanes in the high speed mode (HSDT) if necessary. The display module can ignore the Packet Data (PD) that the MCU sends.

A Long Packet (LPa) with 5 random data bytes of the Packet Data (PD) is defined as:

- Data Identification (DI)
 - ✧ Virtual Channel (VC, DI [7...6]): 00b
 - ✧ Data Type (DT, DI [5...0]): 00 1001b
- Word Count (WC)
 - ✧ Word Count (WC): 0005hex
- Error Correction Code (ECC)
- Packet Data (PD):
 - ✧ Data 0: 89hex (Random data)
 - ✧ Data 1: 23hex (Random data)
 - ✧ Data 2: 12hex (Random data)
 - ✧ Data 3: A2hex (Random data)
 - ✧ Data 4: E2hex (Random data)
- Packet Footer (PF)




Figure 64: Null Packet, No Data (NP-L) - Example

4.1.3.2.1.7. End of Transmission Packet (EoTP)

“End of Transmission Packet” (EoTP), which is an interface level function and defined in Data Type (DT, 00 1000b), is always used in a Short Packet (SPa) from the MCU to the display module. The purpose of this command is to terminate the high Speed Data Transmission (HSDT) mode properly when EoTP is added after the last payload packet before “End of Transmission” (EoT).

The MCU can decide if it wants to use the “End of Transmission Packet” (EoTP) or not. The display shall have the capability to support both. That is, if the MCU applies the EoTP, it shall report the “DSI Protocol Violation Error” when the EoTP is not detected in the High-Speed (HS). The display module error reporting shall be enabled/disabled statistically, according to the module application.

The display module does or does not receive “End of Transmission Packet” (EoTP) from the MCU during the Low Power Data Transmission (LPDT) mode before “Mark-1” (= leaving the Escape mode) which ends the Low Power Data Transmission (LPDT) mode. The display module is not allowed to send “End of Transmission Packet” (EoTP) to the MCU during the Low Power Data Transmission (LPDT) mode. The summary of the receiving and transmitting EoTP is listed below.

Table 14: Receiving and Transmitting EoTP during LPDT

Direction	Display Module (DM) in High Speed Data Transmission (HSDT)	Display Module (DM) in Low Power Data Transmission (LPDT)
MCU => Display Module	Support With and Without EoTP	Support With and Without EoTP
Display Module => MCU	HS Mode is not available (EoTP is not available)	EoTP cannot be sent by the Display Module (DM)

A Short Packet (SPa) using a fixed format is as follows:

- Data Identification (DI)
 - ✧ Virtual Channel (VC, DI [7...6]): 00b
 - ✧ Data Type (DT, DI [5...0]): 00 1000b
- Packet Data (PD)
 - ✧ Data 0: 0Fhex
 - ✧ Data 1: 0Fhex
- Error Correction Code (ECC)
 - ✧ ECC: 01hex




Figure 65: End of Transmission Packet (EoTP)

Some examples of the “End of Transmission Packet” (EoTP) are illustrated for reference purposes below.




Figure 66: End of Transmission Packet (EoTP)-Examples

4.1.3.2.2. Packet from the Display Module to the MCU

4.1.3.2.2.1. Used Packet types

The display module always uses Short Packets (SPa) or Longs Packet (LPa) when returning information to the MCU after the MCU has requested information from the Display Module. This information can be a response of the Display Command Set (DCS) (See the section “4.1.3.2.1.5 Display Command Set (DCS) Read, No Parameter (DCSRN-S)”) or an Acknowledge with Error Report (See the section “4.1.3.2.2.2 Acknowledge with Error Report (AwER)”).

The used packet type is defined on Data Type (DT). See the section “4.1.3.1.3.1.2 Data Type (DT)”. If the maximum size of the Packet Data (PD) could be sent in one packet, the display module should not send returned bytes in several packets. Both cases are illustrated for reference purposes below.




Figure 67: Return Bytes in Single Packet




Figure 68: Return Bytes in Several Packets – Not Allowed

EXCEPTION:

The display module will return 2 packets (1st packet: Data, 2nd Packet: Acknowledge with Error Report) to the MCU when the display module receives a read command (See section “4.1.3.2.1.5 Display Command Set (DCS) Read, No Parameter (DCSRN-S)”), which is detected and corrected a single bit error by the EEC (See bit 8 in Table 15). These returned packets are illustrated for reference purposes below.




Figure 69: Exception when Returned Bytes in Several Packets

AwER = Acknowledge with Error Report

4.1.3.2.2.2. Acknowledge with Error Report (AwER)

“Acknowledge with Error Report” (AwER), which is defined in Data Type (DT, 00 0010b), is always used in a Short Packet (SPa) from the display module to the MCU. The Packet Data (PD) can include bits, which define the current error, when the corresponding bit is set to 1, as defined in the following table.

Table 15: Error Report (AwER) Bit Definitions

Bit	Description
0	SoT Error
1	SoT Sync Error
2	EoT Sync Error
3	Escape Mode Entry Command Error
4	Low-Power Transmit Sync Error
5	Any Protocol Timer Time-Out
6	False Control Error
7	Contention is Detected on the Display Module
8	ECC Error, single-bit (detected and corrected)
9	ECC Error, multi-bit (detected, not corrected)
10	Checksum Error (Long Packet only)
11	DSI Data Type (DT) Not Recognized
12	DSI Virtual Channel (VC) ID Invalid
13	Invalid Transmission Length
14	Reserved, Set to 0 internally
15	DSI Protocol Violation

These errors are included in all packages that have been received from the MCU to the display module before the Bus Turnaround (BTA). The display module ignores the received packet which includes error or errors.

Acknowledge with Error Report (AwER) of a Short Packet (SPa) is defined as:

- Data Identification (DI)
 - ✧ Virtual Channel (VC, DI [7...6]): 00b
 - ✧ Data Type (DT, DI [5...0]): 00 0010b
- Packet Data (PD)
 - ✧ Bit 8: ECC Error, single-bit (detected and corrected)
 - ✧ AwER: 0100h
- Error Correction Code (ECC)



The diagram shows two packet streams, each starting with a green triangle labeled 'DnP/N n= 0 and 1' and ending with a green triangle labeled 'LP-11' and 'BTA'. The packets are purple hexagons. The top stream is labeled 'Packets from the MCU' and contains: SOT, LPa (Long Packet), SPa (Short Packet), and EOT. A red box with the text 'Includes an error' points to the LPa packet. The bottom stream is also labeled 'Packets from the MCU' and contains: SOT, SPa (Short Packet), SPa (Short Packet), SPa (Short Packet), and EOT. A red box with the text 'Includes an error' points to the first SPa packet.

Figure 71: Errors Packets

The amount of packets, which include an **ECC** or **CRC** error, is calculated in the RDNUMED register, which can read “Read Number of the Errors on DSI (05h)” command. This command also sets the RDNUMED register to 00h and set the bit D0 of the “Read Display Signal Mode (0Eh)” command to 0 after the MCU has read the RDNUMED register from the display module. The functionality of the RDNUMED register is illustrated for reference purposes below.




Figure 72: Flow Chart for Errors on DSI

Notes:

1. This information can be Interface or Packet Level Communication, but it is always from the MCU to the display module.
2. CRC or ECC error

4.1.3.2.2.3. DCS Read Long Response (DCSRR-L)

“DCS Read Long Response” (DCSRR-L), which is defined in Data Type (DT, 011100b), is always used in a Long Packet (LPa) from the display module to the MCU. “DCS Read Long Response” (DCSRR-L) is used when the display module wants to respond to a DCS Read command, which the MCU has sent to the display module.

A Long Packet (LPa), which includes 5 data bytes of the Packet Data (PD), is defined as:

- Data Identification (DI)
 - ✧ Virtual Channel (VC, DI [7...6]): 00b
 - ✧ Data Type (DT, DI [5...0]): 01 1100b
- Word Count (WC)
 - ✧ Word Count (WC): 0005hex
- Error Correction Code (ECC)
- Packet Data (PD):
 - ✧ Data 0: 89hex
 - ✧ Data 1: 23hex
 - ✧ Data 2: 12hex
 - ✧ Data 3: A2hex
 - ✧ Data 4: E2hex
- Packet Footer (PF)




Figure 73: DCS Read Long Response (DCSRR-L) - Example

4.1.3.2.2.4. DCS Read Short Response, 1 Byte Returned (DCSRR1-S)

“DCS Read Short Response, 1 Byte Returned” (DCSRR1-S), which is defined in Data Type (DT, 10 0001b), is always used in a Short Packet (SPa) from the display module to the MCU. “DCS Read Short Response, 1 Byte Returned (DCSRR1-S) is used when the display module wants to respond to a DCS Read command, which the MCU has sent to the display module.

A Short Packet (SPa) is defined as:

- Data Identification (DI)
 - ✧ Virtual Channel (VC, DI [7...6]): 00b
 - ✧ Data Type (DT, DI [5...0]): 10 0001b
- Packet Data (PD)
 - ✧ Data 0: 45hex
 - ✧ Data 1: 00hex (Always)
- Error Correction Code (ECC)




Figure 74: DCS Read Short Response, 1 Byte Returned (DCSRR1-S) - Example

4.1.3.2.2.5. DCS Read Short Response, 2 Bytes Returned (DCSRR2-S)

“DCS Read Short Response, 2 Bytes Returned” (DCSRR2-S), which is defined in Data Type (DT, 10 0010b), is always used in a Short Packet (SPa) from the display module to the MCU. “DCS Read Short Response, 2 Bytes Returned” (DCSRR2-S) is used when the display module wants to respond to a DCS Read command, which the MCU has sent to the display module.

A Short Packet (SPa) is defined as:

- Data Identification (DI)
 - ✧ Virtual Channel (VC, DI [7...6]): 00b
 - ✧ Data Type (DT, DI [5...0]): 10 0010b
- Packet Data (PD)
 - ✧ Data 0: 45hex
 - ✧ Data 1: 32hex
- Error Correction Code (ECC)




Figure 75: DCS Read Short Response, 2 Bytes Returned (DCSRR2-S) - Example

4.1.3.3. Communication Sequences

4.1.3.3.1. General

The communication sequences can be done on interface or packet levels between the MCU and the display module. See sections “4.1.2 Interface Level Communication” and “4.1.3 Packet Level Communication”. This communication sequence description is for DSI data lanes (D3P/N, D2P/N, D1P/N and D0P/N), and it is assumed that the needed low level communication is done on DSI Clock lane (CLKP/N) automatically. See the section “4.1.2.2 DSI CLK Lanes”. Functions of the interface level communication are described in the following table.

Table 16: Interface Level Communication

Interface Mode	Abbreviation	Interface Action Description
Low Power	LP-11	Stop State
	LPDT	Low Power Data Transmission
	ULPS	Ultra-Low Power State
	RAR	Remote Application Reset
	ACK	Acknowledge (No Error)
	BTA	Bus Turnaround
High Speed	HSDT	High speed Data Transmission

Functions of the packet level communication are described in the following table.

Table 17: Packet Level Communication for MCU-sourced Packets

Interface Mode	Abbreviation	Packet Size	Interface Action Description
MCU	VSS	Short Packet	Sync Event, V Sync Start
	VSE	Short Packet	Sync Event, V Sync End
	HSS	Short Packet	Sync Event, H Sync Start
	HSE	Short Packet	Sync Event, H Sync End
	EoTP	Short Packet	End of Transmission Packet (EoTP) ^{Note1}
	CMOFF	Short Packet	Color Mode Off Command
	CMON	Short Packet	Color Mode On Command
	SDNP	Short Packet	Shut Down Peripheral Command
	TONP	Short Packet	Turn On Peripheral Command
	GENWN-S	Short Packet	Generic Short WRITE, no parameters
	GENW1-S	Short Packet	Generic Short WRITE, 1 parameters
	GENW2-S	Short Packet	Generic Short WRITE, 2 parameters
	GENRN-S	Short Packet	Generic Short READ, no parameters
	GENR1-S	Short Packet	Generic Short READ, 1 parameters
	GENR2-S	Short Packet	Generic Short READ, 2 parameters
	DCSWN-S	Short Packet	DCS Write, No Parameter
	DCSW1-S	Short Packet	DCS Write, 1 Parameter
	DCSRN-S	Short Packet	DCS Read, No Parameter
	SMRPS-S	Short Packet	Set Maximum Return Packet Size
	NP-L	Long Packet	Null Packet, No Data, ^{Note2}
	BLK-L	Long Packet	Blanking Packet, no data
	GENW-L	Long Packet	Generic Long Write
	DCSW-L	Long Packet	DCS Write Long
	PKPS16	Long Packet	Packed Pixel Stream, 16-bit RGB, 5-6-5 Format
	PKPS18	Long Packet	Packed Pixel Stream, 18-bit RGB, 6-6-6 Format
	LPKPS18	Long Packet	Loosely Packed Pixel Stream, 18-bit RGB, 6-6-6 Format
	PKPS24	Long Packet	Packed Pixel Stream, 24-bit RGB, 8-8-8 Format

Table 18: Packet Level Communication for Peripheral-sourced packets

Interface Mode	Abbreviation	Packet Size	Interface Action Description
Display Module (ILI9881C-04)	AwER	Short Packet	Acknowledge with Error Report
	EoTP	Short Packet	End of Transmission Packet
	GENRR1-S	Short Packet	Generic Short READ Response, 1 byte returned
	GENRR2-S	Short Packet	Generic Short READ Response, 2 byte returned
	GENRR-L	Long Packet	Generic Long READ Response
	DCSRR-L	Long Packet	DCS Read Long Response
	DCSRR1-S	Short Packet	DCS Read Short Response, 1 byte returned
	DCSRR2-S	Short Packet	DCS Read Short Response, 2 byte returned

4.1.3.3.2. Sequences

4.1.3.3.2.1. DCS Write, 1 Parameter Sequence

A Short Packet (SPa) of “Display Command Set (DCS) Write, 1 Parameter (DCSW1-S)” is defined in the section “4.1.3.2.1.3 Display Command Set (DCS) Write, 1 Parameter (DCSW1-S)” and example sequences on how this packet is used are described in following tables.

Table 19: DCS Write, 1 Parameter Sequence – Example 1

DCS Write, 1 Parameter Sequence – Example 1						
Line	MCU		Information Direction	Display Module (ILI9881C-04)		Comment
	Packet Sender	Interface Mode Control		Interface Mode Control	Packet Sender	
1	--	LP-11	➔	--	--	Start
2	DCSW1-S	LPDT	➔	--	--	
3	--	LP-11	➔	--	--	End

Table 20: DCS Write, 1 Parameter Sequence – Example 2

DCS Write, 1 Parameter Sequence – Example 2						
Line	MCU		Information Direction	Display Module (ILI9881C-04)		Comment
	Packet Sender	Interface Mode Control		Interface Mode Control	Packet Sender	
1	--	LP-11	➔	--	--	Start
2	DCSW1-S	HSDT	➔	--	--	
3	EoTP	HSDT	➔	--	--	End of Transmission Packet
4	--	LP-11	➔	--	--	End

Table 21: DCS Write, 1 Parameter Sequence – Example 3

DCS Write, 1 Parameter Sequence – Example 3						
Line	MCU		Information Direction	Display Module (ILI9881C-04)		Comment
	Packet Sender	Interface Mode Control		Interface Mode Control	Packet Sender	
1	--	LP-11	➔	--	--	Start
2	DCSW1-S	HSDT	➔	--	--	
3	EoTP	HSDT	➔	--	--	End of Transmission Packet
4	--	LP-11	➔	--	--	
5	--	BTA	↔	BTA	--	Interface Control Change from MCU to the display module
6	--	--	←	LP-11	--	If No Error ➔ Go to Line 8 If Error Occurs ➔ Go to Line 13
7						
8	--	--	←	ACK	--	No Error
9	--	--	←	LP-11	--	
10	--	BTA	↔	BTA	--	Interface Control Change from the display module to MCU
11	--	LP-11	➔	--	--	End
12						
13	--	--	←	LPDT	AwER	Error Report
14	--	--	←	LP-11	--	
15	--	BTA	↔	BTA	--	
16	--	LP-11	➔	--	--	End

4.1.3.3.2.2. DCS Write, No Parameter Sequence

A Short Packet (SPa) of “Display Command Set (DCS) Write, No Parameter (DCSWN-S)” is defined in the section “4.1.3.2.1.2 Display Command Set (DCS) Write, No Parameter (DCSWN-S)” and example sequences on how this packet is used are described in following tables.

Table 22: DCS Write, No Parameter Sequence – Example 1

DCS Write, No Parameter Sequence – Example 1						
Line	MCU		Information Direction	Display Module (ILI9881C-04)		Comment
	Packet Sender	Interface Mode Control		Interface Mode Control	Packet Sender	
1	--	LP-11	→	--	--	Start
2	DCSWN-S	LPDT	→	--	--	
3	--	LP-11	→	--	--	End

Table 23: DCS Write, No Parameter Sequence – Example 2

DCS Write, No Parameter Sequence – Example 2						
Line	MCU		Information Direction	Display Module (ILI9881C-04)		Comment
	Packet Sender	Interface Mode Control		Interface Mode Control	Packet Sender	
1	--	LP-11	→	--	--	Start
2	DCSWN-S	HSDT	→	--	--	
3	EoTP	HSDT	→	--	--	End of Transmission Packet
4	--	LP-11	→	--	--	End

Table 24: DCS Write, No Parameter Sequence – Example 3

DCS Write, 1 Parameter Sequence – Example 3						
Line	MCU		Information Direction	Display Module (ILI9881C-04)		Comment
	Packet Sender	Interface Mode Control		Interface Mode Control	Packet Sender	
1	--	LP-11	→	--	--	Start
2	DCSWN-S	HSDT	→	--	--	
3	EoTP	HSDT	→	--	--	End of Transmission Packet
4	--	LP-11	→	--	--	
5	--	BTA	↔	BTA	--	Interface Control Change from MCU to the display module
6	--	--	←	LP-11	--	If No Error → Go to Line 8 If Error Occurs → Go to Line 13
7						
8	--	--	←	ACK	--	No Error
9	--	--	←	LP-11	--	
10	--	BTA	↔	BTA	--	Interface Control Change from the display module to MCU
11	--	LP-11	→	--	--	End
12						
13	--	--	←	LPDT	AwER	Error Report
14	--	--	←	LP-11	--	
15	--	BTA	↔	BTA	--	
16	--	LP-11	→	--	--	End

4.1.3.3.2.3. DCS Write Long Sequence

A Long Packet (LPa) of “Display Command Set (DCS) Write Long (DCSW-L)” is defined in the section “4.1.3.2.1.4 Display Command Set (DCS) Write Long (DCSW-L)” and example sequences on how this packet is used are described in following tables.

Table 25: DCS Write Long Sequence – Example 1

DCS Write Long Sequence – Example 1						
Line	MCU		Information Direction	Display Module (ILI9881C-04)		Comment
	Packet Sender	Interface Mode Control		Interface Mode Control	Packet Sender	
1	--	LP-11	→	--	--	Start
2	DCSW-L	LPDT	→	--	--	
3	--	LP-11	→	--	--	End

Table 26: DCS Write Long Sequence – Example 2

DCS Write Long Sequence – Example 2						
Line	MCU		Information Direction	Display Module (ILI9881C-04)		Comment
	Packet Sender	Interface Mode Control		Interface Mode Control	Packet Sender	
1	--	LP-11	→	--	--	Start
2	DCSW-L	HSDT	→	--	--	
3	EoTP	HSDT	→	--	--	End of Transmission Packet
4	--	LP-11	→	--	--	End

Table 27: DCS Write Long Sequence – Example 3

DCS Write Long Sequence – Example 3						
Line	MCU		Information Direction	Display Module (ILI9881C-04)		Comment
	Packet Sender	Interface Mode Control		Interface Mode Control	Packet Sender	
1	--	LP-11	→	--	--	Start
2	DCSW-L	HSDT	→	--	--	
3	EoTP	HSDT	→	--	--	End of Transmission Packet
4	--	LP-11	→	--	--	
5	--	BTA	↔	BTA	--	Interface Control Change from MCU to the display module
6	--	--	←	LP-11	--	If No Error → Go to Line 8 If Error Occurs → Go to Line 13
7						
8	--	--	←	ACK	--	No Error
9	--	--	←	LP-11	--	
10	--	BTA	↔	BTA	--	Interface Control Change from the display module to MCU
11	--	LP-11	→	--	--	End
12						
13	--	--	←	LPDT	AwER	Error Report
14	--	--	←	LP-11	--	
15	--	BTA	↔	BTA	--	
16	--	LP-11	→	--	--	End

4.1.3.3.2.4. DCS Read, No Parameter Sequence

A Short Packet (SPa) of “Display Command Set (DCS) Read, No Parameter (DCSRN-S)” is defined in the section “4.1.3.2.1.5 Display Command Set (DCS) Read, No Parameter (DCSRN-S)” and example sequences on how this packet is used are described in following tables.

Table 28: DCS Read, No Parameter Sequence – Example 1

DCS Read, No Parameter Sequence – Example 1						
Line	MCU		Information Direction	Display Module (ILI9881C-04)		Comment
	Packet Sender	Interface Mode Control		Interface Mode Control	Packet Sender	
1	--	LP-11	→	--	--	Start
2	SMRPS-S	HS DT	→	--	--	Defined how many data byte is wanted to read : 1 byte
3	DCSRN-S	HS DT	→	--	--	Wanted to get a response ID1 (DAh)
4	EoTP	HS DT	→	--	--	End of Transmission Packet
5	--	LP-11	→	--	--	
6	--	BTA	↔	BTA	--	Interface Control Change from MCU to the display module
7	--	--	←	LP-11	--	If No Error → Go to Line 9 If Error Occurs → Go to Line 14 If Error is Corrected by ECC → Go to Line 19
8						
9	--	--	←	LPDT	DCSRR1-S	Response 1 byte return
10	--	--	←	LP-11	--	
11	--	BTA	↔	BTA	--	Interface Control Change from the display module to MCU
12	--	LP-11	→	--	--	End
13						
14	--	--	←	LPDT	AwER	Error Report
15	--	--	←	LP-11	--	
16	--	BTA	↔	BTA	--	Interface Control Change from the display module to MCU
17	--	LP-11	→	--	--	End
18						
19	--	--	←	LPDT	DCSRR1-S	Response 1 byte return
20	--	--	←	LPDT	AwER	Error Report (Error is corrected by ECC)
21			←	LP-11	--	
22	--	BTA	↔	BTA	--	Interface Control Change from the display module to MCU
23	--	LP-11	→	--	--	End

Table 29: DCS Read, No Parameter Sequence – Example 2

DCS Read, No Parameter Sequence – Example 2						
Line	MCU		Information Direction	Display Module (ILI9881C-04)		Comment
	Packet Sender	Interface Mode Control		Interface Mode Control	Packet Sender	
1	--	LP-11	➔	--	--	Start
2	SMRPS-S	HSMT	➔	--	--	Defined how many data byte is wanted to read : 200 bytes
3	DCSRN-S	HSMT	➔	--	--	Wanted to get a response
4	EoTP	HSMT	➔	--	--	End of Transmission Packet
5	--	LP-11	➔	--	--	
6	--	BTA	↔	BTA	--	Interface Control Change from MCU to the display module
7	--	--	⬅	LP-11	--	If No Error ➔ Go to Line 9 If Error Occurs ➔ Go to Line 14 If Error is Corrected by ECC ➔ Go to Line 19
8						
9	--	--	⬅	LPDT	DCSRR-L	Response 200 byte return
10	--	--	⬅	LP-11	--	
11	--	BTA	↔	BTA	--	Interface Control Change from the display module to MCU
12	--	LP-11	➔	--	--	End
13						
14	--	--	⬅	LPDT	AwER	Error Report
15	--	--	⬅	LP-11	--	
16	--	BTA	↔	BTA	--	Interface Control Change from the display module to MCU
17	--	LP-11	➔	--	--	End
18						
19	--	--	⬅	LPDT	DCSRR-S	Response 200 byte return
20	--	--	⬅	LPDT	AwER	Error Report (Error is corrected by ECC)
21			⬅	LP-11	--	
22	--	BTA	↔	BTA	--	Interface Control Change from the display module to MCU
23	--	LP-11	➔	--	--	End

4.1.3.3.2.5. Null Packet, No Data Sequence

A Long Packet (LPa) of “Null Packet, No Data (NP-L)” is defined in the section “4.1.3.2.1.6 Null Packet, No Data (NP-L)”, and an example sequence on how this packet is used is described in the following table.

Table 30: Null Packet, No Data Sequence - Example

Null Packet, No Data Sequence – Example						
Line	MCU		Information Direction	Display Module (ILI9881C-04)		Comment
	Packet Sender	Interface Mode Control		Interface Mode Control	Packet Sender	
1	--	LP-11	➔	--	--	Start
2	NP-L	HS DT	➔	--	--	Only High Speed Data Transmission is used
3	EoTP	HS DT	➔	--	--	End of Transmission Packet
4	--	LP-11	➔	--	--	End

4.1.3.3.2.6. End of Transmission Packet

A Short Packet (SPa) of “End of Transmission (EoTP)” is defined in the section “4.1.3.2.1.7 End of Transmission Packet (EoTP)”, and an example sequence on how this packet is used is described in the following table.

Table 31: End of Transmission Packet – Example

End of Transmission Packet – Example						
Line	MCU		Information Direction	Display Module (ILI9881C-04)		Comment
	Packet Sender	Interface Mode Control		Interface Mode Control	Packet Sender	
1	--	LP-11	➔	--	--	Start
2	NP-L	HS DT	➔	--	--	Only High Speed Data Transmission is used
3	EoTP	HS DT	➔	--	--	End of Transmission Packet
4	--	LP-11	➔	--	--	End

4.2. Display Data Format

4.2.1. DSI Transmission Data Format

4.2.1.1. 16-bit per Pixel, Long Packet, Data Type 00 1110 (0Eh)

Packed Pixel Stream 16-Bit Format is a Long Packet used to transmit image data formatted as 16-bit pixels to a Video Mode display module. The packet consists of the DI byte, a two-byte WC, an ECC byte, a payload of length WC bytes and a two-byte checksum. Pixel format is red (5 bits), green (6 bits), and blue (5 bits), in that order. Note that the Green component is split across two bytes. Within a color component, the LSB is sent first, the MSB last. With this format, pixel boundaries align with byte boundaries every two bytes. The total line width (displayed plus non-displayed pixels) should be a multiple of two bytes.

Normally, the ILI9881C-05 has no frame buffer of its own, so all image data shall be supplied by the host processor at a sufficiently high rate to avoid flicker or other visible artifact.




Figure 76: 16-bit per Pixel, Data Type 00 1110 (0Eh)

4.2.1.2. 18-bit per Pixel, Long Packet, Data Type = 01 1110 (1Eh)

Packed Pixel Stream 18-Bit Format (Packed) is a Long packet. It is used to transmit RGB image data formatted as pixels to a Video Mode display module that displays 18-bit pixels. The packet consists of the DI byte, a two-byte WC, an ECC byte, a payload of length WC bytes, and a two-byte Checksum. Pixel format is red (6 bits), green (6 bits) and blue (6 bits), in that order. Within a color component, the LSB is sent first, the MSB last.

Note that pixel boundaries only align with byte boundaries every four pixels (nine bytes). Preferably, display modules employing this format have a horizontal extent (width in pixels) evenly divisible by four, so no partial bytes remain at the end of the display line data. If the active (displayed) horizontal width is not a multiple of four pixels, the transmitter shall send additional filled pixels at the end of the display line to make the transmitted width a

The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.

multiple of four pixels. The receiving peripheral shall not display the filled pixels when refreshing the display device. For example, if a display device has an active display width of 399 pixels, the transmitter should send 400 pixels in one or more packets. The receiver should display the first 399 pixels and discard the last pixel of the transmission. With this format, the total line width (displayed and non-displayed pixels) should be a multiple of four pixels (nine bytes).




Figure 77: 18-bit per Pixel, Data Type = 01 1110 (1Eh)

4.2.1.3. 18-bit per Pixel, Long Packet, Data Type = 10 1110 (2Eh)

In the 18-bit Pixel Loosely Packed format, each R, G, or B color component is six bits but is shifted to the upper bits of the byte, such that the valid pixel bits occupy bits [7:2] of each byte. Bits [1:0] of each payload byte representing active pixels are ignored. As a result, each pixel requires three bytes as it is transmitted across the link. This requires more bandwidth than the “packed” format, but requires less shifting and multiplexing logic in the packing and unpacking functions on each end of the Link.

This format is used to transmit RGB image data formatted as pixels to a Video Mode display module that displays 18-bit pixels. The packet consists of the DI byte, a two-byte WC, an ECC byte, a payload of length WC bytes and a two-byte Checksum. The pixel format is red (6 bits), green (6 bits) and blue (6 bits) in that order. Within a color component, the LSB is sent first, the MSB last.

With this format, pixel boundaries align with byte boundaries every three bytes. The total line width (displayed and non-displayed pixels) should be a multiple of three bytes.




Figure 78: 18-bit per Pixel, Data Type = 10 1110 (2Eh)

4.2.1.4. 24-bit per Pixel, Long Packet, Data Type = 11 1110 (3Eh)

Packed Pixel Stream 24-Bit Format is a Long packet. It is used to transmit image data formatted as 24-bit pixels to a Video Mode display module. The packet consists of the DI byte, a two-byte WC, an ECC byte, a payload of length WC bytes and a two-byte Checksum. The pixel format is red (8 bits), green (8 bits) and blue (8 bits), in that order. Each color component occupies one byte in the pixel stream; no components are split across byte boundaries. Within a color component, the LSB is sent first, the MSB last.

With this format, pixel boundaries align with byte boundaries every three bytes. The total line width (displayed and non-displayed pixels) should be a multiple of three bytes.




Figure 79: 24-bit per Pixel, Data Type = 11 1110 (3Eh)

4.2.2. 16/18-bit Color Data Mapping to 24-bit Pixel Data Operation

Table 32 below lists settings for 24-bit data mapping. Set the EPF[1:0] bits function, which defines three types of data formats for 24-bit data (pixel data r, g, b) mapping.

Table 32: 16/18-bit Color Data Mapping to 24-bit Pixel Data Operation

EPF[1:0]	Expand 16-bit color data (R,G,B) to 24-bit subpixel data (r, g, b)	Expand 18-bit color data (R,G,B) to 24-bit subpixel data (r, g, b)
00	0 is written to the LSB. 8 bits subpixel, data r [7:0] = {16-bit color data R [4:0], 3'h0} 8 bits subpixel, data g [7:0] = {16-bit color data G [5:0], 2'h0} 8 bits subpixel, data b [7:0] = {16-bit color data B [4:0], 3'h0} (Note3): that the data are converted as follows. 16-bit color data R [4:0] = 5'h1F, G [5:0] = 6'h3F, B [4:0] = 5'h1F → 24-bit pixel data r, g, b [7:0] = 24'hFFFFFF	0 is written to the LSB. 8 bits subpixel, data r [7:0] = {18-bit color data R [5:0], 2'h0} 8 bits subpixel, data g [7:0] = {18-bit color data G [5:0], 2'h0} 8 bits subpixel, data b [7:0] = {18-bit color data B [5:0], 2'h0} (Note1): that the data are converted as follows. 18-bit color data R [5:0] = 6'h3F, G [5:0] = 6'h3F, B [5:0] = 6'h3F → 24-bit pixel data r, g, b [7:0] = 24'hFFFFFF
01	1 is written to the LSB. 8 bits subpixel, data r [7:0] = {16-bit color data R [4:0], 3'h7} 8 bits subpixel, data g [7:0] = {16-bit color data G [5:0], 2'h3} 8 bits subpixel, data b [7:0] = {16-bit color data B [4:0], 3'h7} (Note4): that the data are converted as follows. 16-bit color data R [4:0] = 5'h0, G [5:0] = 6'h0, B [4:0] = 5'h0 → 24-bit pixel data r, g, b [7:0] = 24'h000000	1 is written to the LSB. 8 bits subpixel, data r [7:0] = {18-bit color data R [5:0], 2'h3} 8 bits subpixel, data g [7:0] = {18-bit color data G [5:0], 2'h3} 8 bits subpixel, data b [7:0] = {18-bit color data B [5:0], 2'h3} (Note2): that the data are converted as follows. 18-bit color data R [5:0] = 6'h0, G [5:0] = 6'h0, B [5:0] = 6'h0 → 24-bit pixel data r, g, b [7:0] = 24'h000000
10	The MSB value is written to the LSB. 8 bits subpixel, data r [7:0] = {16-bit color data R [4:0], R [4:2]} 8 bits subpixel, data g [7:0] = {16-bit color data G [5:0], G [5:4]} 8 bits subpixel, data b [7:0] = {16-bit color data B [4:0], B [4:2]}	The MSB value is written to the LSB. 8 bits subpixel, data r [7:0] = {18-bit color data R [5:0], R [5:4]} 8 bits subpixel, data g [7:0] = {18-bit color data G [5:0], G [5:4]} 8 bits subpixel, data b [7:0] = {18-bit color data B [5:0], B [5:4]}
11	Same as setting "EPF [1:0] = 10"	Same as setting "EPF [1:0] = 10"

	Display image data (24 bits)																							
	R7	R6	R5	R4	R3	R2	R1	R0	G7	G6	G5	G4	G3	G2	G1	G0	B7	B6	B5	B4	B3	B2	B1	B0
24-bit	R[7]	R[6]	R[5]	R[4]	R[3]	R[2]	R[1]	R[0]	G[7]	G[6]	G[5]	G[4]	G[3]	G[2]	G[1]	G[0]	B[7]	B[6]	B[5]	B[4]	B[3]	B[2]	B[1]	B[0]
18-bit EPF[1:0]=00 (Note 1)	R[5]	R[4]	R[3]	R[2]	R[1]	R[0]	0	0	G[5]	G[4]	G[3]	G[2]	G[1]	G[0]	0	0	B[5]	B[4]	B[3]	B[2]	B[1]	B[0]	0	0
18-bit EPF[1:0]=01 (Note 2)	R[5]	R[4]	R[3]	R[2]	R[1]	R[0]	1	1	G[5]	G[4]	G[3]	G[2]	G[1]	G[0]	1	1	B[5]	B[4]	B[3]	B[2]	B[1]	B[0]	1	1
18-bit EPF[1:0]=10	R[5]	R[4]	R[3]	R[2]	R[1]	R[0]	R[5]	R[4]	G[5]	G[4]	G[3]	G[2]	G[1]	G[0]	G[5]	G[4]	B[5]	B[4]	B[3]	B[2]	B[1]	B[0]	B[5]	B[4]
16-bit EPF[1:0]=00 (Note 3)	R[4]	R[3]	R[2]	R[1]	R[0]	0	0	0	G[5]	G[4]	G[3]	G[2]	G[1]	G[0]	0	0	B[4]	B[3]	B[2]	B[1]	B[0]	0	0	0
16-bit EPF[1:0]=01 (Note 4)	R[4]	R[3]	R[2]	R[1]	R[0]	1	1	1	G[5]	G[4]	G[3]	G[2]	G[1]	G[0]	1	1	B[4]	B[3]	B[2]	B[1]	B[0]	1	1	1
16-bit EPF[1:0]=10	R[4]	R[3]	R[2]	R[1]	R[0]	R[4]	R[3]	R[2]	G[5]	G[4]	G[3]	G[2]	G[1]	G[0]	G[5]	G[4]	B[4]	B[3]	B[2]	B[1]	B[0]	B[4]	B[3]	B[2]

Example1: 16-bit data mapping to 24-bit, EPF[1:0] = 10




Figure 80: EPF[1:0] = 10, 16-bit Data Mapping to 24-bit

Example2: 18-bit data mapping to 24-bit, EPF[1:0] = 10




Figure 81: EPF[1:0] = 10, 18-bit Data Mapping to 24-bit

5. Command

5.1. Command Flow




Figure 82: Command Flow

5.2. Command List

5.2.1. Page 0 Command Set

Command			W/R	Function	D7	D6	D5	D4	D3	D2	D1	D0	Default (hex)	MTP (times)
Page	Address	Parameter												
P0	00h	-	W	NOP	No Argument								-	-
P0	01h	-	W	Software Reset	No Argument								-	-
P0	05h	1st	R	Read Number of the Errors on DSI	P[7:0]								00h	-
P0	09h	1st	R	Read Display Status	D31	0	0	0	0	D26	0	D24	00h	-
		2nd	R		D23	0	0	0	D19	0	D17	D16	01h	-
		3rd	R		0	0	0	D12	D11	D10	D9	D8	00h	-
		4th	R		D7	D6	D5	0	0	0	0	D0	00h	-
P0	0Ah	1st	R	Read Display Power Mode	D7	D6	0	D4	D3	D2	0	0	08h	-
P0	0Bh	1st	R	Read Display MADCTL	0	0	0	0	D3	0	D1	D0	00h	-
P0	0Ch	1st	R	Read Pixel Format	0	0	0	0	0	D2	D1	D0	07h	-
P0	0Dh	1st	R	Read Display Mode	0	0	0	D4	D3	D2	D1	D0	00h	-
P0	0Eh	1st	R	Read Display signal Mode	D7	D6	0	0	0	0	0	D0	00h	-
P0	0Fh	1st	R	Read Display Self-Diagnostic Result	D7	D6	0	0	0	0	0	D0	00h	-
P0	10h	-	W	Sleep In	No Argument								-	-
P0	11h	-	W	Sleep Out	No Argument								-	-
P0	13h	-	W	Normal Display Mode On	No Argument								-	-
P0	22h	-	W	All Pixel Off	No Argument								-	-
P0	23h	-	W	All Pixel On	No Argument								-	-
P0	26h	1st	W	Gamma Curve Set	0	0	0	0	GC[3:0]				01h	-
P0	28h	-	W	Display Off	No Argument								-	-
P0	29h	-	W	Display ON	No Argument								-	-
P0	34h	-	W	TE OFF	No Argument								-	-
P0	35h	1st	W	TE ON	0	0	0	0	0	0	0	M	00h	-
P0	36h	1st	W	Memory Access	0	0	0	0	BGR	0	SS	GS	00h	-
P0	38h	-	W	Idle Mode Off	No Argument								-	-
P0	39h	-	W	Idle Mode On	No Argument								-	-
P0	3Ah	1st	W	Interface Pixel Format	0	0	0	0	0	DBI[2:0]			07h	-
P0	44h	1st	W	Set tear scan line	0	0	0	0	0	TE_LINE[10:8]			00h	-
		TE_LINE[7:0]								00h	-			
P0	45h	1st	R	Get tear scan line	0	0	0	0	0	TE_LINE[10:8]			00h	-
		TE_LINE[7:0]								00h	-			
P0	51h	1st	W	Write Display Brightness	0	0	0	0	DBV[11:8]				00h	-
		DBV[7:0]								00h	-			
P0	52h	1st	R	Read Display Brightness Value	0	0	0	0	DBV[11:8]				00h	-
		DBV[7:0]								00h	-			
P0	53h	1st	W	Write CTRL Display	0	0	BCTRL	0	DD	BL	0	0	00h	-
P0	54h	1st	R	Read CTRL Display	0	0	BCTRL	0	DD	BL	0	0	00h	-
P0	55h	1st	W	Write Power Save	PWRSAVE[7:0]								00h	-
P0	56h	1st	R	Read Power Save	PWRSAVE[7:0]								00h	-
P0	59h	-	W	Stop Transition	No Argument								-	-
P0	5Eh	1st	W	Write CABG Minimum Brightness	0	0	0	0	CMB[11:8]				00h	-
		CMB[7:0]								00h				
P0	5Fh	1st	R	Read CABG Minimum Brightness	0	0	0	0	CMB[11:8]				00h	-
		CMB[7:0]								00h				
P0	68h	1st	W	Set Transition Time	TT_STP[7:0]								00h	-
		ST_TIM[7:0]								00h	-			
P0	69h	1st	R	Get Transition Time	TT_STP[7:0]								00h	-
		ST_TIM[7:0]								00h	-			

Command			W/R	Function	D7	D6	D5	D4	D3	D2	D1	D0	Default (hex)	MTP (times)
Page	Address	Parameter												
P0	A1h	1st	R	Read the DDB from the provided location	SID[7:0]								00h	1
		2nd			SID[15:8]								00h	1
		3rd			MRID[7:0]								00h	1
		4th			MRID[15:8]								00h	1
		5th			SID2[7:0]								00h	1
		6th			SID2[15:8]								00h	1
		7th			1	1	1	1	1	1	1	1	FFh	-
P0	A8h	1st	R	Continue reading the DDB from the last read location	D1[7:0]								00h	-
		2nd			D2[7:0]								00h	-
		:			:								00h	-
		nth			Dn[7:0]								00h	-
P0	AAh	1st	R	Read First Checksum	FCS[7:0]								00h	-
P0	AFh	1st	R	Read Continue Checksum	CCS[7:0]								00h	-
P0	DAh	1st	R	Read ID1	ID1[7:0]								00h	3
P0	DBh	1st	R	Read ID2	ID2[6:0]								00h	3
P0	DCh	1st	R	Read ID3	ID3[7:0]								00h	3
P0	FFh	1st	W	EXTC Command Set Enable Register	1	0	0	1	1	0	0	0	98h	-
		2nd	W		1	0	0	0	0	0	1	81h	-	
		3rd	W		PAGE[7:0]								00h	-

Notes:

1. Undefined commands are treated as NOP (00h) command.
2. Commands 10h, 13h, 22h, 23h, 26h, 28h, 29h, 36h, 38h, 39h, 51h, 53h, 55h, 5Eh and 68h are updated during V-SYNC when Module is in Sleep Out Mode to avoid abnormal visual effects. During Sleep In mode, these commands are updated immediately. Commands 05h, 09h, 0Ah, 0Bh, 0Ch, 0Dh, 0Eh, 0Fh, 45h, 52h, 54h, 56h, 5Fh, 69h, A1h, A8h of these commands is updated immediately both in Sleep In mode and Sleep Out mode.

5.2.2. Page 1 Command Set

Command			W/R	Function	D7	D6	D5	D4	D3	D2	D1	D0	Default (hex)	MTP (times)		
Page	Address	Parameter														
P1	00h	1st	R	Read ID4	ID4[23:16]								98h	-		
P1	01h	1st	R		ID4[15:8]								81h	-		
P1	02h	1st	R		ID4[7:0]								5Ch	-		
P1	22h	1st	W/R	Set Panel Operation Mode and Data Complement Setting	0	0	EPF[1:0]		BGR_PA NEL	REV_PA NEL	SS_PANE L	GS_PAN EL	30h	1		
P1	25h	1st	W/R	Blanking Porch Control	VFP[7:0]								14h	-		
P1	26h	1st	W/R		VBP[7:0]								14h	-		
P1	29h	1st	W/R	Touch	0	0	0	0	0	0	0	TOUCH_	00h	-		
P1	2Eh	1st	W/R	Gate Number	NL[7:0]								C8h	1		
P1	31h	1st	W/R	Display Inversion	0	0	0	0	DINV[3:0]				00h	1		
P1	34h	1st	W/R	Dithering Enable	0	0	0	0	0	0	0	DITH_EN	00h	1		
P1	40h	1st	W/R	Pump Clock Adjustment	0	EXT_CPCK_SEL[1:0]		1	0	0	1	VGHL_CL	33h	1		
P1	42h	1st	W/R		0	VGHL_CLK_SELA[2:0]			0	VGHL_CLK_SELB[2:0]			44h	1		
P1	43h	1st	W/R		0	4002_RATIO_FREQA[2:0]			0	4002_RATIO_FREQB[2:0]			55h	1		
P1	50h	1st	W/R	Power Control 1	VREG1[7:0]								95h	1		
P1	51h	1st	W/R		VREG2[7:0]								95h	1		
P1	52h	1st	W/R	VCOM Control 1	0	0	0	0	0	0	0	VCM1[8]	00h	3		
P1	53h	1st	W/R		VCM1[7:0]								7Bh	3		
P1	54h	1st	W/R		0	0	0	0	0	0	0	VCM2[8]	00h	3		
P1	55h	1st	W/R		VCM2[7:0]								7Bh	3		
P1	56h	1st	W/R		0	0	0	NVM2	0	0	0	NVM1	00h	-		
P1	58h	1st	W/R	Entry Mode Set	LVD_EN	0	0	0	0	0	0	0	00h	1		
P1	60h	1st	W/R	Source Timing Adjust	0	0	SDT[5:0]						14h	1		
P1	61h	1st	W/R		0	0	CRT[5:0]						00h	1		
P1	62h	1st	W/R		0	0	EQT[5:0]						19h	1		
P1	63h	1st	W/R		0	0	PCT[5:0]						10h	1		
P1	A0h	1st	W/R	Positive Gamma Correction	0	0	VP0[5:0]						00h	2		
P1	A1h	1st	W/R		0	VP4[6:0]						0Dh	2			
P1	A2h	1st	W/R		0	VP8[6:0]						1Dh	2			
P1	A3h	1st	W/R		0	0	VP12[5:0]					11h	2			
P1	A4h	1st	W/R		0	0	VP16[5:0]					0Ch	2			
P1	A5h	1st	W/R		0	VP24[6:0]						23h	2			
P1	A6h	1st	W/R		0	0	VP36[5:0]					17h	2			
P1	A7h	1st	W/R		0	0	VP52[5:0]					1Ch	2			
P1	A8h	1st	W/R		VP80[7:0]								82h	2		
P1	A9h	1st	W/R		0	0	VP111[5:0]						21h	2		
P1	AAh	1st	W/R		0	0	VP144[5:0]						2Ah	2		
P1	ABh	1st	W/R		VP175[7:0]										6Bh	2
P1	ACh	1st	W/R		0	0	VP203[5:0]					19h			2	
P1	ADh	1st	W/R		0	0	VP219[5:0]					14h			2	
P1	AEh	1st	W/R		0	VP231[6:0]						45h	2			
P1	AFh	1st	W/R		0	0	VP239[5:0]					1Dh	2			
P1	B0h	1st	W/R		0	0	VP243[5:0]					23h	2			
P1	B1h	1st	W/R		0	VP247[6:0]						52h	2			
P1	B2h	1st	W/R		0	VP251[6:0]						63h	2			
P1	B3h	1st	W/R		0	0	VP255[5:0]						39h	2		
P1	B6h	1st	W/R	Pad Control	IM_SW_EN	IM_SW[2:0]			RS_SW_EN	0	RS_SW[1:0]		00h	1		
P1	B7h	1st	W/R		0	0	0	0	0	0	LANSEL_SW_EN	LANSEL_SW	00h	1		

Command			W/R	Function	D7	D6	D5	D4	D3	D2	D1	D0	Default (hex)	MTP (times)
Page	Address	Parameter												
P1	C0h	1st	W/R	Negative Gamma Correction	0	0	VN0[5:0]					00h	2	
P1	C1h	1st	W/R		0	VN4[6:0]					0Dh	2		
P1	C2h	1st	W/R		0	VN8[6:0]					1Dh	2		
P1	C3h	1st	W/R		0	0	VN12[5:0]					11h	2	
P1	C4h	1st	W/R		0	0	VN16[5:0]					0Ch	2	
P1	C5h	1st	W/R		0	VN24[6:0]					23h	2		
P1	C6h	1st	W/R		0	0	VN36[5:0]					17h	2	
P1	C7h	1st	W/R		0	0	VN52[5:0]					1Ch	2	
P1	C8h	1st	W/R		VN80[7:0]					82h	2			
P1	C9h	1st	W/R		0	0	VN111[5:0]					21h	2	
P1	CAh	1st	W/R		0	0	VN144[5:0]					2Ah	2	
P1	CBh	1st	W/R		VN175[7:0]					6Bh	2			
P1	CCh	1st	W/R		0	0	VN203[5:0]					19h	2	
P1	CDh	1st	W/R		0	0	VN219[5:0]					14h	2	
P1	CEh	1st	W/R		0	VN231[6:0]					45h	2		
P1	CFh	1st	W/R		0	0	VN239[5:0]					1Dh	2	
P1	D0h	1st	W/R		0	0	VN243[5:0]					23h	2	
P1	D1h	1st	W/R		0	VN247[6:0]					52h	2		
P1	D2h	1st	W/R		0	VN251[6:0]					63h	2		
P1	D3h	1st	W/R		0	0	VN255[5:0]					39h	2	
P1	E0h	1st	W/R	NV Memory Write	PGM_DATA[7:0]							00h	-	
P1	E1h	1st	W/R		PGM_ADR[7:0]							00h	-	
P1	E2h	1st	W/R		PGM_ADR[15:8]							00h	-	
P1	E3h	1st	W/R	NV Memory Protection Key	KEY[23:16]							00h	-	
P1	E4h	1st	W/R		KEY[15:8]							00h	-	
P1	E5h	1st	W/R		KEY[7:0]							00h	-	
P1	E6h	1st	R	NV Memory Status Read	0	ID2_MK[2:0]			0	ID1_MK[2:0]			00h	-
P1	E7h	1st	R		0	0	0	0	0	ID3_MK[2:0]			00h	-
P1	E8h	1st	R		GAMMA_P_MK	GAMMA_N_MK	VCM2_MK[2:0]			VCM1_MK[2:0]			00h	-
P1	E9h	1st	R		OTP_BU SY	0	0	0	0	0	0	0	00h	-
P1	F0h	1st	W/R	Time Stamp	Time_Stamp_Week[7:0]							00h	1	
P1	F1h	1st	W/R		Time_Stamp_Year[7:0]							00h	1	
P1	FFh	1st	W	EXTC Command Set Enable Register	1	0	0	1	1	0	0	0	98h	-
		2nd	W		1	0	0	0	0	0	1	81h	-	
		3rd	W		PAGE[7:0]							01h	-	

5.2.3. Page 2 Command Set

Command			W/R	Function	D7	D6	D5	D4	D3	D2	D1	D0	Default (hex)	MTP (times)		
Page	Address	Parameter														
P2	03h	1st	W/R	Dynamic Backlight Control 1	0	TT_STP_MED[2:0]			1	TT_STP_LOW[2:0]			29h	1		
P2	04h	1st	W/R		0	ST_TIM_LOW[2:0]			0	TT_STP_HIGH[2:0]			14h	1		
P2	05h	1st	W/R		0	ST_TIM_HIGH[2:0]			0	ST_TIM_MED[2:0]			32h	1		
P2	06h	1st	W/R	Dynamic Backlight Control 2	0	PWM_DUTY_PRECISION[2:0]			0	LEDPW_M_POL	LEDON_POL	LEDON	00h	1		
P2	07h	1st	W/R		PWM_DIV[7:0]										0Eh	1
P2	10h	1st	W/R	IIE Function Control	0	0	0	0	0	PRT_EN	SKIN_EN	0	06h	1		
P2	11h	1st	W/R		0	AUTO_MEAN	0	0	CN_EN	CN_INV	SHP_EN	0	00h	1		
P2	12h	1st	W/R		0	0	0	0	0	0	CN_LV[1:0]		02h	1		
P2	13h	1st	W/R		0	0	1	0	SRE_MIDIV_LV[1:0]		0	0	20h	1		
P2	15h	1st	W/R		RGB_MEAN[7:0]										80h	1
P2	16h	1st	W/R		SRE_HYSTERESIS_EN	0	0	SRE_DIM_EN	SRE_SC_EN	SRE_CE_EN	0	0	1Ch	1		
P2	17h	1st	W/R		0	SRE_OFFS[2:0]			0	SRE_DIM_STP[2:0]			01h	1		
P2	18h	1st	W/R		SRE_DIM_FRAME[7:0]										08h	1
P2	19h	1st	W/R		SRE_SC_GAIN_ADJ[2:0]										C0h	1
P2	1Ah	1st	W/R		IIE Saturation	0	0	SE_RATIO_L[5:0]							07h	1
P2	1Bh	1st	W/R	Enhancement Control 1	0	0	SE_RATIO_M[5:0]							09h	1	
P2	1Ch	1st	W/R		0	0	SE_RATIO_H[5:0]							0Ch	1	
P2	40h	1st	W/R	IIE Saturation Protection Control	0	0	0	LEVEL0_SR[4:0]						02h	1	
P2	41h	1st	W/R		0	0	0	LEVEL1_SR[4:0]						04h	1	
P2	42h	1st	W/R		0	0	0	LEVEL2_SR[4:0]						06h	1	
P2	43h	1st	W/R		0	0	0	LEVEL3_SR[4:0]						08h	1	
P2	44h	1st	W/R		0	0	0	LEVEL4_SR[4:0]						0Ah	1	
P2	45h	1st	W/R		0	0	0	LEVEL5_SR[4:0]						0Ch	1	
P2	46h	1st	W/R		0	0	0	LEVEL6_SR[4:0]						0Eh	1	
P2	47h	1st	W/R		0	0	0	LEVEL7_SR[4:0]						0Eh	1	
P2	48h	1st	W/R		0	0	0	LEVEL8_SR[4:0]						0Ch	1	
P2	49h	1st	W/R		0	0	0	LEVEL9_SR[4:0]						0Ah	1	
P2	4Ah	1st	W/R		0	0	0	LEVEL10_SR[4:0]						08h	1	
P2	4Bh	1st	W/R		0	0	0	LEVEL11_SR[4:0]						06h	1	
P2	4Ch	1st	W/R		0	0	0	LEVEL12_SR[4:0]						04h	1	
P2	4Dh	1st	W/R		0	0	0	LEVEL13_SR[4:0]						03h	1	
P2	4Eh	1st	W/R		0	0	0	LEVEL14_SR[4:0]						02h	1	
P2	4Fh	1st	W/R		0	0	0	LEVEL15_SR[4:0]						00h	1	
P2	5Ah	1st	W/R	IIE Sharpness Enhancement Control	0	0	0	SHP_RATIO[4:0]						18h	1	
P2	5Bh	1st	W/R		SHP_THR_H[7:0]										64h	1
P2	5Ch	1st	W/R	SHP_THR_L[7:0]										1Eh	1	
P2	60h	1st	W/R	IIE Contrast Enhancement Control	0	0	CN_00[5:0]						0Eh	1		
P2	61h	1st	W/R		0	0	CN_01[5:0]						18h	1		
P2	62h	1st	W/R		0	0	CN_02[5:0]						24h	1		
P2	63h	1st	W/R		0	0	CN_03[5:0]						28h	1		
P2	64h	1st	W/R		0	0	CN_04[5:0]						24h	1		
P2	65h	1st	W/R		0	0	CN_05[5:0]						18h	1		
P2	66h	1st	W/R		0	0	CN_06[5:0]						0Eh	1		

Command			W/R	Function	D7	D6	D5	D4	D3	D2	D1	D0	Default (hex)	MTP (times)
Page	Address	Parameter												
P2	D0	1st	W/R	IIE Auto White Balance 1	0	0	0	0	0	0	0	AWB_EN	00	1
P2	D1	1st	W/R	IIE Auto White Balance 2	0	0	R_AWB_1[9:8]		G_AWB_1[9:8]		B_AWB_1[9:8]		3Fh	2
P2	D2	1st	W/R		R_AWB_1[7:0]								FFh	2
P2	D3	1st	W/R		G_AWB_1[7:0]								FFh	2
P2	D4	1st	W/R		B_AWB_1[7:0]								FFh	2
P2	D5	1st	W/R	IIE Auto White Balance 3	0	0	R_AWB_2[9:8]		G_AWB_2[9:8]		B_AWB_2[9:8]		3Fh	2
P2	D6	1st	W/R		R_AWB_2[7:0]								FFh	2
P2	D7	1st	W/R		G_AWB_2[7:0]								FFh	2
P2	D8	1st	W/R		B_AWB_2[7:0]								FFh	2
P2	D9	1st	W/R	IIE Auto White Balance 4	0	0	R_AWB_3[9:8]		G_AWB_3[9:8]		B_AWB_3[9:8]		3Fh	2
P2	DA	1st	W/R		R_AWB_3[7:0]								FFh	2
P2	DB	1st	W/R		G_AWB_3[7:0]								FFh	2
P2	DC	1st	W/R		B_AWB_3[7:0]								FFh	2
P2	DD	1st	W/R	IIE Auto White Balance 5	0	0	R_AWB_4[9:8]		G_AWB_4[9:8]		B_AWB_4[9:8]		3Fh	2
P2	DE	1st	W/R		R_AWB_4[7:0]								FFh	2
P2	DF	1st	W/R		G_AWB_4[7:0]								FFh	2
P2	E0	1st	W/R		B_AWB_4[7:0]								FFh	2
P2	E1	1st	W/R	IIE Auto White Balance 6	0	0	R_AWB_5[9:8]		G_AWB_5[9:8]		B_AWB_5[9:8]		3Fh	2
P2	E2	1st	W/R		R_AWB_5[7:0]								FFh	2
P2	E3	1st	W/R		G_AWB_5[7:0]								FFh	2
P2	E4	1st	W/R		B_AWB_5[7:0]								FFh	2
P2	E5	1st	W/R	IIE Auto White Balance 7	0	0	R_AWB_6[9:8]		G_AWB_6[9:8]		B_AWB_6[9:8]		3Fh	2
P2	E6	1st	W/R		R_AWB_6[7:0]								FFh	2
P2	E7	1st	W/R		G_AWB_6[7:0]								FFh	2
P2	E8	1st	W/R		B_AWB_6[7:0]								FFh	2
P2	E9	1st	W/R	IIE Auto White Balance 8	0	0	R_AWB_7[9:8]		G_AWB_7[9:8]		B_AWB_7[9:8]		3Fh	2
P2	EA	1st	W/R		R_AWB_7[7:0]								FFh	2
P2	EB	1st	W/R		G_AWB_7[7:0]								FFh	2
P2	EC	1st	W/R		B_AWB_7[7:0]								FFh	2
P2	ED	1st	W/R	IIE Auto White Balance 9	Color_Temp_Adj[7:0]								60h	2
P2	FFh	1st	W	EXTC Command Set Enable Register	1	0	0	1	1	0	0	0	98h	-
		2nd	W		1	0	0	0	0	0	0	1	81h	-
		3rd	W		PAGE[7:0]								02h	-

5.2.4. Page 3 Command Set

Command			W/R	Function	D7	D6	D5	D4	D3	D2	D1	D0	Default (hex)	MTP (times)	
Page	Address	Parameter													
P3	01h	1st	W/R	GIP Setting 1	Reserve for other setting								-	1	
P3	02h	1st	W/R		Reserve for other setting								-	1	
P3	03h	1st	W/R		STV_A_Rise[9:8]		Phase_STV_A[1:0]		Overlap_STV_A[2:0]				-	1	
P3	04h	1st	W/R		STV_B_Rise[9:8]		Phase_STV_B[1:0]		Overlap_STV_B[2:0]				-	1	
P3	05h	1st	W/R		STV_C_Rise[9:8]		Phase_STV_C[1:0]		Overlap_STV_C[2:0]				-	1	
P3	06h	1st	W/R		STV_A_Rise[7:0]								-	1	
P3	07h	1st	W/R		STV_B_Rise[7:0]								-	1	
P3	08h	1st	W/R		STV_C_Rise[7:0]								-	1	
P3	09h	1st	W/R		FTI_1_Rise[7:0]								-	1	
P3	0Ah	1st	W/R		FTI_2_Rise[7:0]								-	1	
P3	0Bh	1st	W/R		FTI_3_Rise[7:0]								-	1	
P3	0Ch	1st	W/R		FTI_1_Fall[7:0]								-	1	
P3	0Dh	1st	W/R		FTI_2_Fall[7:0]								-	1	
P3	0Eh	1st	W/R		FTI_3_Fall[7:0]								-	1	
P3	0Fh	1st	W/R		CLW_1_Rise[7:0]								-	1	
P3	10h	1st	W/R		CLW_2_Rise[7:0]								-	1	
P3	11h	1st	W/R		Reserve for other setting								-	1	
P3	12h	1st	W/R		Reserve for other setting								-	1	
P3	13h	1st	W/R		CLW_X_Fall[7:0]								-	1	
P3	14h	1st	W/R		Reserve for other setting								-	1	
P3	15h	1st	W/R		GPM_R_Stage_i[7:0]								-	1	
P3	16h	1st	W/R		GPM_R_Stage_ii[7:0]								-	1	
P3	17h	1st	W/R		GPM_F_Stage_i[7:0]								-	1	
P3	18h	1st	W/R		GPM_F_Stage_ii[7:0]								-	1	
P3	19h	1st	W/R		Reserve for other setting								-	1	
P3	1Ah	1st	W/R		Reserve for other setting								-	1	
P3	1Bh	1st	W/R		Reserve for other setting								-	1	
P3	1Ch	1st	W/R		Reserve for other setting								-	1	
P3	1Dh	1st	W/R		Reserve for other setting								-	1	
P3	1Eh	1st	W/R		GS_ENA	CLK_A_Rise[10:8]			Reserve	CLK_A_Fall[10:8]				-	1
P3	1Fh	1st	W/R		Reserve	CLK_B_Rise[10:8]			Reserve	CLK_B_Fall[10:8]				-	1
P3	20h	1st	W/R		CLK_A_Rise[7:0]								-	1	
P3	21h	1st	W/R		CLK_A_Fall[7:0]								-	1	
P3	22h	1st	W/R		CLK_B_Rise[7:0]								-	1	
P3	23h	1st	W/R		Reserve for other setting								-	1	
P3	24h	1st	W/R		CLK_Keep_Pos1[7:0]								-	1	
P3	25h	1st	W/R		CLK_Keep_Pos2[7:0]								-	1	
P3	26h	1st	W/R		Reserve for other setting								-	1	
P3	27h	1st	W/R		Reserve for other setting								-	1	
P3	28h	1st	W/R		CLK_Disable	CLK_x_Numb[2:0]			CLK_Keep	Phase_CLK[2:0]				-	1
P3	29h	1st	W/R		Reserve for other setting				Overlap_CLK[3:0]				-	1	
P3	2Ah	1st	W/R		Reserve for other setting								-	1	
P3	2Bh	1st	W/R		Reserve for other setting								-	1	
P3	2Ch	1st	W/R		Reserve for other setting								-	1	
P3	2Dh	1st	W/R		Reserve for other setting								-	1	
P3	2Eh	1st	W/R		Reserve for other setting								-	1	
P3	2Fh	1st	W/R		Reserve for other setting								-	1	
P3	30h	1st	W/R		Reserve for other setting								-	1	
P3	31h	1st	W/R		Reserve for other setting								-	1	
P3	32h	1st	W/R		Reserve for other setting								-	1	
P3	33h	1st	W/R		Reserve for other setting								-	1	
P3	34h	1st	W/R		Reserve for other setting								-	1	
P3	35h	1st	W/R		Reserve for other setting								-	1	
P3	36h	1st	W/R		Reserve for other setting								-	1	
P3	37h	1st	W/R		Reserve for other setting								-	1	
P3	38h	1st	W/R		Reserve for other setting								-	1	
P3	39h	1st	W/R		Reserve for other setting								-	1	
P3	3Ah	1st	W/R		Reserve for other setting								-	1	
P3	3Bh	1st	W/R		Reserve for other setting								-	1	

Command			W/R	Function	D7	D6	D5	D4	D3	D2	D1	D0	Default (hex)	MTP (times)	
Page	Address	Parameter													
P3	3Ch	1st	W/R	GIP Setting 1	Reserve for other setting							-	1		
P3	3Dh	1st	W/R		Reserve for other setting							-	1		
P3	3Eh	1st	W/R		Reserve for other setting							-	1		
P3	3Fh	1st	W/R		Reserve for other setting							-	1		
P3	40h	1st	W/R		Reserve for other setting							-	1		
P3	41h	1st	W/R		Reserve for other setting							-	1		
P3	42h	1st	W/R		Reserve for other setting							-	1		
P3	43h	1st	W/R		Reserve for other setting							-	1		
P3	44h	1st	W/R		Reserve for other setting							-	1		
P3	50h	1st	W/R		GIP Setting 2	STV_1_MUX[2:0]			STV_2_MUX[2:0]				-	1	
P3	51h	1st	W/R	STV_3_MUX[2:0]			STV_4_MUX[2:0]				-	1			
P3	52h	1st	W/R	STV_5_MUX[2:0]			STV_6_MUX[2:0]				-	1			
P3	53h	1st	W/R	STV_7_MUX[2:0]			STV_8_MUX[2:0]				-	1			
P3	54h	1st	W/R	STV_9_MUX[2:0]			STV_10_MUX[2:0]				-	1			
P3	55h	1st	W/R	STV_11_MUX[2:0]			STV_12_MUX[2:0]				-	1			
P3	56h	1st	W/R	CLK_1_MUX[2:0]			CLK_2_MUX[2:0]				-	1			
P3	57h	1st	W/R	CLK_3_MUX[2:0]			CLK_4_MUX[2:0]				-	1			
P3	58h	1st	W/R	CLK_5_MUX[2:0]			CLK_6_MUX[2:0]				-	1			
P3	59h	1st	W/R	CLK_7_MUX[2:0]			CLK_8_MUX[2:0]				-	1			
P3	5Ah	1st	W/R	CLK_9_MUX[2:0]			CLK_10_MUX[2:0]				-	1			
P3	5Bh	1st	W/R	CLK_11_MUX[2:0]			CLK_12_MUX[2:0]				-	1			
P3	5Ch	1st	W/R	CLK_13_MUX[2:0]			CLK_14_MUX[2:0]				-	1			
P3	5Dh	1st	W/R	CLK_15_MUX[2:0]			CLK_16_MUX[2:0]				-	1			
P3	5Eh	1st	W/R	GIP Setting 3		Reserve for other setting		BACKWA RDS	Reserve for other setting			FORWAR DS		-	1
P3	5Fh	1st	W/R			0		GOUT_01_MUX_FW[4:0]							-
P3	60h	1st	W/R		0		GOUT_02_MUX_FW[4:0]							-	1
P3	61h	1st	W/R		0		GOUT_03_MUX_FW[4:0]							-	1
P3	62h	1st	W/R		0		GOUT_04_MUX_FW[4:0]							-	1
P3	63h	1st	W/R		0		GOUT_05_MUX_FW[4:0]							-	1
P3	64h	1st	W/R		0		GOUT_06_MUX_FW[4:0]							-	1
P3	65h	1st	W/R		0		GOUT_07_MUX_FW[4:0]							-	1
P3	66h	1st	W/R		0		GOUT_08_MUX_FW[4:0]							-	1
P3	67h	1st	W/R		0		GOUT_09_MUX_FW[4:0]							-	1
P3	68h	1st	W/R		0		GOUT_10_MUX_FW[4:0]							-	1
P3	69h	1st	W/R		0		GOUT_11_MUX_FW[4:0]							-	1
P3	6Ah	1st	W/R		0		GOUT_12_MUX_FW[4:0]							-	1
P3	6Bh	1st	W/R		0		GOUT_13_MUX_FW[4:0]							-	1
P3	6Ch	1st	W/R		0		GOUT_14_MUX_FW[4:0]							-	1
P3	6Dh	1st	W/R		0		GOUT_15_MUX_FW[4:0]							-	1
P3	6Eh	1st	W/R		0		GOUT_16_MUX_FW[4:0]							-	1
P3	6Fh	1st	W/R		0		GOUT_17_MUX_FW[4:0]							-	1
P3	70h	1st	W/R		0		GOUT_18_MUX_FW[4:0]							-	1
P3	71h	1st	W/R		0		GOUT_19_MUX_FW[4:0]							-	1
P3	72h	1st	W/R		0		GOUT_20_MUX_FW[4:0]							-	1
P3	73h	1st	W/R		0		GOUT_21_MUX_FW[4:0]							-	1
P3	74h	1st	W/R		0		GOUT_22_MUX_FW[4:0]							-	1
P3	75h	1st	W/R		0		GOUT_01_MUX_BW[4:0]							-	1
P3	76h	1st	W/R		0		GOUT_02_MUX_BW[4:0]							-	1
P3	77h	1st	W/R		0		GOUT_03_MUX_BW[4:0]							-	1
P3	78h	1st	W/R		0		GOUT_04_MUX_BW[4:0]							-	1
P3	79h	1st	W/R		0		GOUT_05_MUX_BW[4:0]							-	1
P3	7Ah	1st	W/R		0		GOUT_06_MUX_BW[4:0]							-	1
P3	7Bh	1st	W/R		0		GOUT_07_MUX_BW[4:0]							-	1
P3	7Ch	1st	W/R		0		GOUT_08_MUX_BW[4:0]							-	1
P3	7Dh	1st	W/R		0		GOUT_09_MUX_BW[4:0]							-	1
P3	7Eh	1st	W/R		0		GOUT_10_MUX_BW[4:0]							-	1
P3	7Fh	1st	W/R		0		GOUT_11_MUX_BW[4:0]							-	1
P3	80h	1st	W/R		0		GOUT_12_MUX_BW[4:0]							-	1
P3	81h	1st	W/R		0		GOUT_13_MUX_BW[4:0]							-	1
P3	82h	1st	W/R		0		GOUT_14_MUX_BW[4:0]							-	1

Command			W/R	Function	D7	D6	D5	D4	D3	D2	D1	D0	Default (hex)	MTP (times)
Page	Address	Parameter												
P3	83h	1st	W/R	GIP Setting 3	0			GOUT_15_MUX_BW[4:0]				-	1	
P3	84h	1st	W/R		0			GOUT_16_MUX_BW[4:0]				-	1	
P3	85h	1st	W/R		0			GOUT_17_MUX_BW[4:0]				-	1	
P3	86h	1st	W/R		0			GOUT_18_MUX_BW[4:0]				-	1	
P3	87h	1st	W/R		0			GOUT_19_MUX_BW[4:0]				-	1	
P3	88h	1st	W/R		0			GOUT_20_MUX_BW[4:0]				-	1	
P3	89h	1st	W/R		0			GOUT_21_MUX_BW[4:0]				-	1	
P3	8Ah	1st	W/R		0			GOUT_22_MUX_BW[4:0]				-	1	
P3	FFh	1st	W		EXTC Command Set Enable Register	1	0	0	1	1	0	0	0	98h
		2nd	W	1		0	0	0	0	0	1	81h	-	
		3rd	W	PAGE[7:0]										03h

5.2.5. Page 4 Command Set

Command			W/R	Function	D7	D6	D5	D4	D3	D2	D1	D0	Default (hex)	MTP (times)
Page	Address	Parameter												
P4	00h	1st	W/R	DSI Lanes Control	MIPI_LANE_SEL	0	0	0	0	0	0	0	80h	1
P4	0Bh	1st	W/R	SSC Function	SSC_DIG_EN	SSC_DIG_STEP[2:0]			0	0	0	0	00h	-
P4	0Eh	1st	W/R		SSC_DIG_CNT[7:0]								00h	-
P4	21h	1st	W/R	Charge-Pump Setting	DMY_PUMP	0	1	1	0	0	0	0	B0h	1
P4	26h	1st	W/R	Internal SD Timing Control	DET_TOLERANCE_OP[3:0]				0	1	1	0	76h	1
P4	27h	1st	W/R	Touch Synchronization Timing Adjust	TOUCH_OPT[1:0]		VSOD[1:0]		HSOM[1:0]		HFP_HBP_OPT	VS_PW_OPT	00h	1
P4	28h	1st	W/R		HSOD[7:0]								05h	1
P4	29h	1st	W/R		HSOHV[7:0]								19h	1
P4	2Ah	1st	W/R		VS_OUT_EN	HS_OUT_EN	VS_OUT_POL	HS_OUT_POL	0	0	STB_EN	0	F0h	1
P4	2Dh	1st	W/R	BIST Mode Function	FRM_PT[7:0]								FFh	1
P4	2Fh	1st	W/R		0	0	FRM_CYC[1:0]		0	0	0	FRM_EN	00h	1
P4	35h	1st	W/R	Source Timing Setting	0	0	0	1	HZ_OPT	1	1	1	17h	1
P4	3Ah	1st	W/R	Power Saving Control	PS_EN	PCST[6:0]							A4h	1
P4	69h	1st	W/R	Power Control 1	1	CP_VCL_CLP_OPTION_PRE[2:0]			0	1	1	1	D7h	-
P4	6Eh	1st	W/R	Power Control 2	0	DI_PWR_REG	REG1_VRH_CP[5:0]					6Ah	1	
P4	6Fh	1st	W/R	Power Control 3	0	DI_CP_VGH_BH[2:0]			DI_CP_VGL_BL[2:0]			0	34h	1
P4	7Ah	1st	W/R	VREG1/2 Setting	0	0	0	DI_REG_REG1_EN_CAP	0	0	0	0	00h	1
P4	87h	1st	W/R	LVD Function 1	DI_LVD_CTL[3:0]				1	0	1	0	BAh	1
P4	88h	1st	W/R	LVD Function 2	DIS_LVD_CHK	0	0	0	1	0	1	1	8Bh	1
P4	8Bh	1st	W/R	VCOM Control 2	1	1	1	0	DI_VCM_SELO_E	0	1	1	E3h	1
P4	8Dh	1st	W/R	Power Control 4	0	DI_VCOM_CP_VGLCLP[6:0]							14h	1
P4	B2h	1st	W/R	Reload Gamma Setting	RELOAD_GMA_EN	RELOAD_GMA_LINE8_EN	0	1	0	0	0	1	D1h	1
P4	B5h	1st	W/R	Gamma Bias Level	0	0	0	0	0	DI_GMA_GAP[2:0]			02h	1
P4	BBh	1st	W/R	TS_CTRL 1	EN_TEMPL_PROCESS	0	CP_VGH_TAP_C[5:0]					1Eh	1	
P4	BCh	1st	W/R		0	0	CP_VGH_TAP_L[5:0]					1Eh	1	
P4	BDh	1st	W/R		0	0	CP_VGH_TAP_M[5:0]					1Eh	1	
P4	BEh	1st	W/R		0	0	CP_VGH_TAP_H[5:0]					1Eh	1	
P4	BFh	1st	W/R		VCOM_C[7:0]								4Ch	1
P4	C0h	1st	W/R		VCOM_L[7:0]								4Ch	1
P4	C1h	1st	W/R		VCOM_M[7:0]								4Ch	1
P4	C2h	1st	W/R		VCOM_H[7:0]								4Ch	1
P4	C4h	1st	R	Read VCOM OTP Data	0	0	0	0	0	0	0	OTP_VCM1[8]	00h	-
P4	C5h	1st	R		OTP_VCM1[7:0]								7Bh	-
P4	C6h	1st	R		0	0	0	0	0	0	0	OTP_VCM2[8]	00h	-
P4	C7h	1st	R		OTP_VCM2[7:0]								7Bh	-

Command			W/R	Function	D7	D6	D5	D4	D3	D2	D1	D0	Default (hex)	MTP (times)
Page	Address	Parameter												
P4	C8h	1st	W/R	TS_CTRL 2	TS_TH0[7:0]								00h	-
P4	C9h	1st	W/R		TS_TH1[7:0]								00h	-
P4	CAh	1st	W/R		TS_TH2[7:0]								00h	-
P4	CBh	1st	W/R		TS_TH3[7:0]								00h	-
P4	CCh	1st	W/R		TS_TH0[9:8]		TS_TH1[9:8]		TS_TH2[9:8]		TS_TH3[9:8]		00h	1
P4	CDh	1st	W/R		TS_DEBT_OPT[3:0]				TS_HYST_OPT[3:0]				02h	1
P4	CEh	1st	W/R		EN_TS	VCOM_C [8]	VCOM_L [8]	VCOM_M[8]	VCOM_H[8]	1	0	0	04h	1
P4	D7h	1st	W/R		OTP Control	0	0	0	OTP_PA TH	PROG_SEL[1:0]		0	0	1C
P4	FFh	1st	W	EXTC Command Set Enable Register	1	0	0	1	1	0	0	0	98h	-
		2nd	W		1	0	0	0	0	0	0	1	81h	-
		3rd	W		PAGE[7:0]								04h	-

5.2.6. Page 5 Command Set

Command			W/R	Function	D7	D6	D5	D4	D3	D2	D1	D0	Default (hex)	MTP (times)
Page	Address	Parameter												
P5	00h	1st	W/R	Fine Digital Gamma Control 1	FineOffsetR00[5:0]						GRPR_OP0[9:8]		xxh	2
P5	01h	1st	W/R		GRPR_OP0[7:0]								xxh	2
P5	02h	1st	W/R		FineOffsetR01[5:0]						GRPR_OP1[9:8]		xxh	2
P5	03h	1st	W/R		GRPR_OP1[7:0]								xxh	2
P5	04h	1st	W/R		FineOffsetR02[5:0]						GRPR_OP2[9:8]		xxh	2
P5	05h	1st	W/R		GRPR_OP1[7:0]								xxh	2
P5	06h	1st	W/R		FineOffsetR03[5:0]						GRPR_OP3[9:8]		xxh	2
P5	07h	1st	W/R		GRPR_OP3[7:0]								xxh	2
P5	08h	1st	W/R		FineOffsetR04[5:0]						GRPR_OP4[9:8]		xxh	2
P5	09h	1st	W/R		GRPR_OP4[7:0]								xxh	2
P5	:	1st	W/R		:								xxh	2
P5		1st	W/R										xxh	2
P5	38h	1st	W/R		FineOffsetR28[5:0]						GRPR_OP28[9:8]		xxh	2
P5	39h	1st	W/R		GRPR_OP28[7:0]								xxh	2
P5	3Ah	1st	W/R		0	0	0	0	0	0	GRPR_OP29[9:8]		xxh	2
P5	3Bh	1st	W/R		GRPR_OP29[7:0]								xxh	2
P5	3Ch	1st	W/R		0	0	0	0	0	0	GRPR_OP30[9:8]		xxh	2
P5	3Dh	1st	W/R		GRPR_OP30[7:0]								xxh	2
P5	3Eh	1st	W/R		0	0	0	0	0	0	GRPR_OP31[9:8]		xxh	2
P5	3Fh	1st	W/R		GRPR_OP31[7:0]								xxh	2
P5	:	1st	W/R		:								xxh	2
P5		1st	W/R										xxh	2
P5	5Ah	1st	W/R		0	0	0	0	0	0	GRPR_OP45[9:8]		xxh	2
P5	5Bh	1st	W/R		GRPR_OP45[7:0]								xxh	2
P5	85h	1st	W/R	Digital 3 Gamma Enable	0	1	0	0	EN_3G	0	0	0	40h	1
P5	FFh	1st	W	EXTC Command Set Enable Register	1	0	0	1	1	0	0	0	98h	-
		2nd	W		1	0	0	0	0	0	1	81h	-	
		3rd	W		PAGE[7:0]								05h	-

5.2.7. Page 6 Command Set

Command			W/R	Function	D7	D6	D5	D4	D3	D2	D1	D0	Default (hex)	MTP (times)
Page	Address	Parameter												
P6	00h	1st	W/R	Fine Digital Gamma Control 2	FineOffsetG00[5:0]						GRPG_OP0[9:8]		xxh	2
P6	01h	1st	W/R		GRPG_OP0[7:0]								xxh	2
P6	02h	1st	W/R		FineOffsetG01[5:0]						GRPG_OP1[9:8]		xxh	2
P6	03h	1st	W/R		GRPG_OP1[7:0]								xxh	2
P6	04h	1st	W/R		FineOffsetG02[5:0]						GRPG_OP2[9:8]		xxh	2
P6	05h	1st	W/R		GRPG_OP1[7:0]								xxh	2
P6	06h	1st	W/R		FineOffsetG03[5:0]						GRPG_OP3[9:8]		xxh	2
P6	07h	1st	W/R		GRPG_OP3[7:0]								xxh	2
P6	08h	1st	W/R		FineOffsetG04[5:0]						GRPG_OP4[9:8]		xxh	2
P6	09h	1st	W/R		GRPG_OP4[7:0]								xxh	2
P6	:	1st	W/R		:								xxh	2
P6		1st	W/R										xxh	2
P6	38h	1st	W/R		FineOffsetG28[5:0]						GRPG_OP28[9:8]		xxh	2
P6	39h	1st	W/R		GRPG_OP28[7:0]								xxh	2
P6	3Ah	1st	W/R		0	0	0	0	0	0	GRPG_OP29[9:8]		xxh	2
P6	3Bh	1st	W/R		GRPG_OP29[7:0]								xxh	2
P6	3Ch	1st	W/R		0	0	0	0	0	0	GRPG_OP30[9:8]		xxh	2
P6	3Dh	1st	W/R		GRPG_OP30[7:0]								xxh	2
P6	3Eh	1st	W/R		0	0	0	0	0	0	GRPG_OP31[9:8]		xxh	2
P6	3Fh	1st	W/R		GRPG_OP31[7:0]								xxh	2
P6	:	1st	W/R		:								xxh	2
P6		1st	W/R										xxh	2
P6	5Ah	1st	W/R		0	0	0	0	0	0	GRPG_OP45[9:8]		xxh	2
P6	5Bh	1st	W/R		GRPG_OP45[7:0]								xxh	2
P6	FFh	1st	W	EXTC Command Set Enable Register	1	0	0	1	1	0	0	0	98h	-
		2nd	W		1	0	0	0	0	0	1	81h	-	
		3rd	W		PAGE[7:0]								06h	-

5.2.8. Page 7 Command Set

Command			W/R	Function	D7	D6	D5	D4	D3	D2	D1	D0	Default (hex)	MTP (times)
Page	Address	Parameter												
P7	00h	1st	W/R	Fine Digital Gamma Control 3	FineOffsetB00[5:0]						GRPB_OP0[9:8]		xxh	2
P7	01h	1st	W/R		GRPB_OP0[7:0]								xxh	2
P7	02h	1st	W/R		FineOffsetB01[5:0]						GRPB_OP1[9:8]		xxh	2
P7	03h	1st	W/R		GRPB_OP1[7:0]								xxh	2
P7	04h	1st	W/R		FineOffsetB02[5:0]						GRPB_OP2[9:8]		xxh	2
P7	05h	1st	W/R		GRPB_OP2[7:0]								xxh	2
P7	06h	1st	W/R		FineOffsetB03[5:0]						GRPB_OP3[9:8]		xxh	2
P7	07h	1st	W/R		GRPB_OP3[7:0]								xxh	2
P7	08h	1st	W/R		FineOffsetB04[5:0]						GRPB_OP4[9:8]		xxh	2
P7	09h	1st	W/R		GRPB_OP4[7:0]								xxh	2
P7	:	1st	W/R		:								xxh	2
P7		1st	W/R										xxh	2
P7	38h	1st	W/R		FineOffsetB28[5:0]						GRPB_OP28[9:8]		xxh	2
P7	39h	1st	W/R		GRPB_OP28[7:0]								xxh	2
P7	3Ah	1st	W/R		0	0	0	0	0	0	GRPB_OP29[9:8]		xxh	2
P7	3Bh	1st	W/R		GRPB_OP29[7:0]								xxh	2
P7	3Ch	1st	W/R		0	0	0	0	0	0	GRPB_OP30[9:8]		xxh	2
P7	3Dh	1st	W/R		GRPB_OP30[7:0]								xxh	2
P7	3Eh	1st	W/R		0	0	0	0	0	0	GRPB_OP31[9:8]		xxh	2
P7	3Fh	1st	W/R		GRPB_OP31[7:0]								xxh	2
P7	:	1st	W/R		:								xxh	2
P7		1st	W/R										xxh	2
P7	5Ah	1st	W/R		0	0	0	0	0	0	GRPB_OP45[9:8]		xxh	2
P7	5Bh	1st	W/R		GRPB_OP45[7:0]								xxh	2
P7	FFh	1st	W	EXTC Command Set Enable Register	1	0	0	1	1	0	0	0	98h	-
		2nd	W		1	0	0	0	0	0	1	81h	-	
		3rd	W		PAGE[7:0]								07h	-

5.3. Page 0 Command Description

5.3.1. NOP (00h)

Command Page			Page 0																
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default								
00h	-	W	No Argument									-							
Description		00h: NOP (No Operation). This command is an empty command. It does not have any effect on the ILI9881C-05. However, it can be used to terminate Memory Write or Memory Write Continue as described in RAMWR (Memory Write) and RAMWRC (Memory Write Continue) Commands.																	
Restriction		None																	
Register Availability		<table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>										Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																		
Normal Mode On, Idle Mode Off, Sleep Out	Yes																		
Normal Mode On, Idle Mode On, Sleep Out	Yes																		
Sleep In	Yes																		
Default		<table><tr><th>Status</th><th>Default Value</th></tr><tr><td>Power On Sequence</td><td>N/A</td></tr><tr><td>S/W Reset</td><td>N/A</td></tr><tr><td>H/W Reset</td><td>N/A</td></tr></table>										Status	Default Value	Power On Sequence	N/A	S/W Reset	N/A	H/W Reset	N/A
Status	Default Value																		
Power On Sequence	N/A																		
S/W Reset	N/A																		
H/W Reset	N/A																		
Flow Chart																			

5.3.2. Software Reset (01h)

Command Page			Page 0																
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default								
01h	-	W	No Argument									-							
Description		01h: SWRESET (Software Reset). When the Software Reset command is written, it causes software reset. It resets the commands and parameters to their S/W Reset default values. (See default tables in each command description.) The display is blank immediately. <i>Note: The Frame Memory content is kept or not by this command</i>																	
Restriction		It is necessary to wait 5msec before sending a new command after software reset. The display module loads all factory default values of the display supplier to the registers during this 5msec. If Software Reset is applied during the Sleep Out mode, it will be necessary to wait 120msec for Sleep In sequence before sending the Sleep Out command. The Software Reset Command cannot be sent during the Sleep Out sequence.																	
Register Availability		<table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>										Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																		
Normal Mode On, Idle Mode Off, Sleep Out	Yes																		
Normal Mode On, Idle Mode On, Sleep Out	Yes																		
Sleep In	Yes																		
Default		<table><tr><th>Status</th><th>Default Value</th></tr><tr><td>Power On Sequence</td><td>N/A</td></tr><tr><td>S/W Reset</td><td>N/A</td></tr><tr><td>H/W Reset</td><td>N/A</td></tr></table>										Status	Default Value	Power On Sequence	N/A	S/W Reset	N/A	H/W Reset	N/A
Status	Default Value																		
Power On Sequence	N/A																		
S/W Reset	N/A																		
H/W Reset	N/A																		
Flow Chart		SWRESET Display whole blank screen Set Commands to S/W Default Value Sleep In Mode Legend Command Parameter Display Action Mode Sequential transfer																	

5.3.3. Read Number of the Errors on DSI (05h)

Command Page			Page 0																
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default								
05h	1st	R	P[7:0]								00h								
Description	05h: RDNUMED (Read Number of the Errors on DSI). The parameter indicates the amount of errors on the DSI. The more detailed description of the bits is below. P[6..0] bits indicate the amount of the error. P[7] is set to 1 if there is overflow with P[6..0] bits. P[7..0] bits are set to 0 (and RDDSM (0Eh)'s D0 is set 0 at the same time) after the parameter information is sent (= the read function is completed). See also sections: “4.1.3.2.2.2 Acknowledge with Error Report (AwER)” and “5.3.9 Read Display Signal Mode (0Eh)”.																		
Restriction	None																		
Register Availability	<table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>											Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																		
Normal Mode On, Idle Mode Off, Sleep Out	Yes																		
Normal Mode On, Idle Mode On, Sleep Out	Yes																		
Sleep In	Yes																		
Default	<table><tr><th>Status</th><th>Default Value</th></tr><tr><td>Power On Sequence</td><td>00h</td></tr><tr><td>S/W Reset</td><td>00h</td></tr><tr><td>H/W Reset</td><td>00h</td></tr></table>											Status	Default Value	Power On Sequence	00h	S/W Reset	00h	H/W Reset	00h
Status	Default Value																		
Power On Sequence	00h																		
S/W Reset	00h																		
H/W Reset	00h																		
Flow Chart	Read Number of the Corrupted Errors ↓ P[7..0] = 00h RDDSM(0Eh)'s D0 = '0' Host Display Legend Command Parameter Display Action Mode Sequential transfer																		

5.3.4. Read Display Status (09h)

Command Page			Page 0								
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default
09h	1st	R	D31	0	0	0	0	D26	0	D24	00h
	2nd	R	D23	0	0	0	D19	0	D17	D16	01h
	3rd	R	0	0	0	D12	D11	D10	D9	D8	00h
	4th	R	D7	D6	D5	0	0	0	0	D0	00h
Description	This command indicates the current status of the display, as described in the table below:										
	Bit	Description		Value	Status						
	D31	Booster voltage status		0	Booster Off						
				1	Booster On						
	D26	RGB/BGR order		0	RGB (When MADCTL D3 = 0)						
				1	BGR (When MADCTL D3= 1)						
	D24	Source scan sequence		0	Source output Left to Right (When MADCTL D1 = 0)						
				1	Source output Right to Left (When MADCTL D1 = 1)						
	D23	Gate scan sequence		0	Gate output Top to Bottom (When MADCTL D0 = 0)						
				1	Gate output Bottom to Top (When MADCTL D0 = 1)						
	D19	Idle Mode On/Off		0	Idle Mode Off						
				1	Idle Mode On						
	D17	Sleep In/Out		0	Sleep In Mode						
				1	Sleep Out Mode						
	D16	Display Normal Mode On/Off		0	Display Normal Mode Off (All Pixels Off or All Pixels On mode)						
				1	Display Normal Mode On						
	D13	Inversion status		0	Inversion Off						
				1	Inversion On						
	D12	All Pixel On		0	Normal mode						
				1	All Pixels On						
	D11	All Pixel Off		0	Normal mode						
				1	All Pixels Off						
	D10	Display ON/OFF		0	Display is OFF						
				1	Display is ON						
	D9	TE ON/OFF		0	TE OFF						
				1	TE ON						
	D8	Gamma Curve Selection [2:0]		000	Gamma Curve 1						
	others			Not defined							
	D7										
	D6										
	D5	TE Mode		0	TE Mode 1						
				1	TE Mode 2						
	D0	Parity Error on DSI		0	No Parity Error						
				1	Parity Error						
	Restriction		None								

Register Availability	<table border="1"> <thead> <tr> <th>Status</th><th>Availability</th></tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr> <tr> <td>Sleep In</td><td>Yes</td></tr> </tbody> </table>	Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability								
Normal Mode On, Idle Mode Off, Sleep Out	Yes								
Normal Mode On, Idle Mode On, Sleep Out	Yes								
Sleep In	Yes								
Default	<table border="1"> <thead> <tr> <th>Status</th><th>Default Value</th></tr> </thead> <tbody> <tr> <td>Power On Sequence</td><td>00h_01h_00h_00h</td></tr> <tr> <td>S/W Reset</td><td>00h_01h_00h_00h</td></tr> <tr> <td>H/W Reset</td><td>00h_01h_00h_00h</td></tr> </tbody> </table>	Status	Default Value	Power On Sequence	00h_01h_00h_00h	S/W Reset	00h_01h_00h_00h	H/W Reset	00h_01h_00h_00h
Status	Default Value								
Power On Sequence	00h_01h_00h_00h								
S/W Reset	00h_01h_00h_00h								
H/W Reset	00h_01h_00h_00h								

5.3.5. Read Display Power Mode (0Ah)

Command Page			Page 0																
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default								
0Ah	1st	R	D7	D6	0	D4	D3	D2	0	0	08h								
Description	0A: RDDPM (Read Display Power Mode).																		
	This command indicates the current status of the display, as described in the table below.																		
	Bit	Description	Value	Status															
	D7	Booster Voltage Status	0	Booster Off or has a fault.															
			1	Booster On and working OK															
	D6	Idle Mode On/Off	0	Idle Mode Off															
			1	Idle Mode On															
	D4	Sleep In/Out	0	Sleep In Mode															
			1	Sleep Out Mode															
	D3	Display Normal Mode On/Off	0	Display Normal Mode Off															
1			Display Normal Mode On																
D2	Display On/Off	0	Display is Off																
		1	Display is On																
Restriction	None																		
Register Availability	<table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>											Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																		
Normal Mode On, Idle Mode Off, Sleep Out	Yes																		
Normal Mode On, Idle Mode On, Sleep Out	Yes																		
Sleep In	Yes																		
Default	<table><tr><th>Status</th><th>Default Value</th></tr><tr><td>Power On Sequence</td><td>08h</td></tr><tr><td>S/W Reset</td><td>08h</td></tr><tr><td>H/W Reset</td><td>08h</td></tr></table>											Status	Default Value	Power On Sequence	08h	S/W Reset	08h	H/W Reset	08h
Status	Default Value																		
Power On Sequence	08h																		
S/W Reset	08h																		
H/W Reset	08h																		
Flow Chart	Read RDDPM ↓ Send Parameter Host Display Legend Command Parameter Display Action Mode Sequential transfer																		

5.3.6. Read Display MADCTL (0Bh)

Command Page			Page 0																
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default								
0Bh	1st	R	0	0	0	0	D3	0	D1	D0	00h								
Description	0B: RDDMADCTL (Read Display MADCTL).																		
	This command indicates the current status of the display, as described in the table below.																		
	Bit	Description	Value	Status															
	D3	RGB/BGR Order (RGB)	0	RGB (When MADCTL D3='0')															
			1	BGR (When MADCTL D3='1')															
	D1	Source scan sequence (SS)	0	Source output Left to Right (When MADCTL D1 = '0')															
			1	Source output Right to Left (When MADCTL D1 = '1')															
	D0	Gate scan sequence (GS)	0	Gate output Top to Bottom (When MADCTL D0 = '0')															
			1	Gate output Bottom to Top (When MADCTL D0 = '1')															
	Note: For Bits D3, D1 and D0 also refer to 5.3.21Memory Access Control (36h).																		
Restriction	None																		
Register Availability	<table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>											Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																		
Normal Mode On, Idle Mode Off, Sleep Out	Yes																		
Normal Mode On, Idle Mode On, Sleep Out	Yes																		
Sleep In	Yes																		
Default	<table><tr><th>Status</th><th>Default Value</th></tr><tr><td>Power On Sequence</td><td>00h</td></tr><tr><td>S/W Reset</td><td>00h</td></tr><tr><td>H/W Reset</td><td>00h</td></tr></table>											Status	Default Value	Power On Sequence	00h	S/W Reset	00h	H/W Reset	00h
Status	Default Value																		
Power On Sequence	00h																		
S/W Reset	00h																		
H/W Reset	00h																		
Flow Chart	Read RDDMADCTL ↓ Send Parameter Host Display Legend Command Parameter Display Action Mode Sequential transfer																		

5.3.7. Read Display Pixel Format (0Ch)

Command Page			Page 0																		
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default										
0Ch	1st	R	0	0	0	0	0	D[2:0]			07h										
Description	0Ch: RDDCOLMOD (Read Display COLMOD).																				
	This command indicates the current status of the display as described in the table below:																				
	<table><tr><th>DBI[2:0]</th><th>Interface Pixel Format</th></tr><tr><td>101</td><td>16 bit/pixel</td></tr><tr><td>110</td><td>18 bit/pixel</td></tr><tr><td>111</td><td>24 bit/pixel</td></tr><tr><td>Others</td><td>Not defined</td></tr></table>											DBI[2:0]	Interface Pixel Format	101	16 bit/pixel	110	18 bit/pixel	111	24 bit/pixel	Others	Not defined
	DBI[2:0]	Interface Pixel Format																			
	101	16 bit/pixel																			
110	18 bit/pixel																				
111	24 bit/pixel																				
Others	Not defined																				
Note: For D[2:0] also refer to 5.3.24 Interface Pixel Format (3Ah).																					
Restriction	None																				
Register Availability	<table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>											Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes		
Status	Availability																				
Normal Mode On, Idle Mode Off, Sleep Out	Yes																				
Normal Mode On, Idle Mode On, Sleep Out	Yes																				
Sleep In	Yes																				
Default	<table><tr><th>Status</th><th>Default Value</th></tr><tr><td>Power On Sequence</td><td>07h</td></tr><tr><td>S/W Reset</td><td>07h</td></tr><tr><td>H/W Reset</td><td>07h</td></tr></table>											Status	Default Value	Power On Sequence	07h	S/W Reset	07h	H/W Reset	07h		
Status	Default Value																				
Power On Sequence	07h																				
S/W Reset	07h																				
H/W Reset	07h																				
Flow Chart	Read RDDCOLMOD ↓ Send Parameter Host Display Legend Command Parameter Display Action Mode Sequential transfer																				

5.3.8. Read Display Image Mode (0Dh)

Command Page			Page 0																								
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default																
0Dh	1st	R	0	0	0	D4	D3	D[2:0]			00h																
Description	0D: RDDIM (Read Display Image Mode).																										
	This command indicates the Image Mode status of the display, as described in the Tables below:																										
	<table><tr><th>Bit</th><th>Description</th><th>Value</th><th>Status</th></tr><tr><td rowspan="2">D4</td><td rowspan="2">All Pixels On</td><td>0</td><td>Normal Display</td></tr><tr><td>1</td><td>White Display</td></tr><tr><td rowspan="2">D3</td><td rowspan="2">All Pixels Off</td><td>0</td><td>Normal Display</td></tr><tr><td>1</td><td>Black Display</td></tr></table>											Bit	Description	Value	Status	D4	All Pixels On	0	Normal Display	1	White Display	D3	All Pixels Off	0	Normal Display	1	Black Display
	Bit	Description	Value	Status																							
	D4	All Pixels On	0	Normal Display																							
1			White Display																								
D3	All Pixels Off	0	Normal Display																								
		1	Black Display																								
<table><tr><th>D[2:0]</th><th>Gamma Cure Selection</th></tr><tr><td>000</td><td>Gamma curve 1</td></tr><tr><td>Others</td><td>Not defined</td></tr></table>											D[2:0]	Gamma Cure Selection	000	Gamma curve 1	Others	Not defined											
D[2:0]	Gamma Cure Selection																										
000	Gamma curve 1																										
Others	Not defined																										
Note: For D[2:0] also refer to “5.3.16 Gamma Set (26h)”																											
Restriction	None																										
Register Availability	<table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>											Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes								
Status	Availability																										
Normal Mode On, Idle Mode Off, Sleep Out	Yes																										
Normal Mode On, Idle Mode On, Sleep Out	Yes																										
Sleep In	Yes																										
Default	<table><tr><th>Status</th><th>Default Value</th></tr><tr><td>Power On Sequence</td><td>00h</td></tr><tr><td>S/W Reset</td><td>00h</td></tr><tr><td>H/W Reset</td><td>00h</td></tr></table>											Status	Default Value	Power On Sequence	00h	S/W Reset	00h	H/W Reset	00h								
Status	Default Value																										
Power On Sequence	00h																										
S/W Reset	00h																										
H/W Reset	00h																										
Flow Chart	Read RDDIM ↓ Send Parameter Host ----- Display Legend Command Parameter Display Action Mode Sequential transfer																										

5.3.9. Read Display Signal Mode (0Eh)

Command Page			Page 0																								
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default																
0Eh	1st	R	D7	D6	0	0	0	0	0	D0	00h																
Description	0E: RDDSM (Read Display Signal Mode).																										
	This command indicates the current status of the display, as described in the table below:																										
	<table><tr><td>Bit</td><td>Description</td><td>Value</td><td>Status</td></tr><tr><td rowspan="2">D7</td><td rowspan="2">Tearing Effect Line On/Off</td><td>0</td><td>Tearing Effect Line Off</td></tr><tr><td>1</td><td>Tearing Effect On</td></tr><tr><td rowspan="2">D6</td><td rowspan="2">Tearing Effect Line Output Mode</td><td>0</td><td>Tearing Effect Line Mode 1</td></tr><tr><td>1</td><td>Tearing Effect Line Mode 2</td></tr></table>											Bit	Description	Value	Status	D7	Tearing Effect Line On/Off	0	Tearing Effect Line Off	1	Tearing Effect On	D6	Tearing Effect Line Output Mode	0	Tearing Effect Line Mode 1	1	Tearing Effect Line Mode 2
	Bit	Description	Value	Status																							
	D7	Tearing Effect Line On/Off	0	Tearing Effect Line Off																							
			1	Tearing Effect On																							
	D6	Tearing Effect Line Output Mode	0	Tearing Effect Line Mode 1																							
			1	Tearing Effect Line Mode 2																							
	<table><tr><td>Bit</td><td>Description</td><td>Value</td><td>Status</td></tr><tr><td rowspan="2">D0</td><td rowspan="2">Error on DSI</td><td>0</td><td>No Error on DSI</td></tr><tr><td>1</td><td>Error on DSI</td></tr></table>											Bit	Description	Value	Status	D0	Error on DSI	0	No Error on DSI	1	Error on DSI						
	Bit	Description	Value	Status																							
D0	Error on DSI	0	No Error on DSI																								
		1	Error on DSI																								
See also sections: “4.1.3.2.2.2 Acknowledge with Error Report (AwER)” and “5.3.3 Read Number of the Errors on DSI (05h)”.																											
Note: For Bit D6, also refer to 5.3.20Tearing Effect Line On (35h).																											
Restriction	None																										
Register Availability	<table><tr><td>Status</td><td>Availability</td></tr><tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>											Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes								
Status	Availability																										
Normal Mode On, Idle Mode Off, Sleep Out	Yes																										
Normal Mode On, Idle Mode On, Sleep Out	Yes																										
Sleep In	Yes																										
Default	<table><tr><td>Status</td><td>Default Value</td></tr><tr><td>Power On Sequence</td><td>00h</td></tr><tr><td>S/W Reset</td><td>00h</td></tr><tr><td>H/W Reset</td><td>00h</td></tr></table>											Status	Default Value	Power On Sequence	00h	S/W Reset	00h	H/W Reset	00h								
Status	Default Value																										
Power On Sequence	00h																										
S/W Reset	00h																										
H/W Reset	00h																										
Flow Chart	Read RDDSM ↓ Send Parameter Host Display Legend Command Parameter Display Action Mode Sequential transfer																										

5.3.10. Read Display Self-Diagnostic Result (0Fh)

Command Page			Page 0																
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default								
0Fh	1st	R	D7	D6	0	0	0	0	0	D0	00h								
Description	0F: RDDSDR (Read Display Self-Diagnostic Result).																		
	This command indicates the status of the display self-diagnostic results after the Sleep Out command, as described in the table below:																		
	Bit	Description				Action													
	D7	Register Loading Detection				Invert the D7 bit when the EEPROM and register values are the same.													
	D6	Functionality Detection				Invert the D6 bit when the chip meets user's functionality requirements.													
D0	Checksums Comparison				0 = Checksums are the same 1 = Checksums are not the same														
Restriction	It will be necessary to wait 300ms after there is the last write access on Page 0 area registers before there can read Bit D0 value.																		
Register Availability	<table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>											Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																		
Normal Mode On, Idle Mode Off, Sleep Out	Yes																		
Normal Mode On, Idle Mode On, Sleep Out	Yes																		
Sleep In	Yes																		
Default	<table><tr><th>Status</th><th>Default Value</th></tr><tr><td>Power On Sequence</td><td>00h</td></tr><tr><td>S/W Reset</td><td>00h</td></tr><tr><td>H/W Reset</td><td>00h</td></tr></table>											Status	Default Value	Power On Sequence	00h	S/W Reset	00h	H/W Reset	00h
Status	Default Value																		
Power On Sequence	00h																		
S/W Reset	00h																		
H/W Reset	00h																		
Flow Chart	Read RDDSDR ↓ Send Parameter Host Display Legend Command Parameter Display Action Mode Sequential transfer																		

5.3.11. Sleep In (10h)

Command Page			Page 0																
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default								
10h	-	W	No Argument									-							
Description	10h: SLPIN (Sleep In).																		
	This command causes the ILI9881C-05 to enter the minimum power consumption mode.																		
	In this mode, the DC/DC converter, Internal oscillator, and panel scanning are all stopped.																		
	OUT Blank STOP																		
	MCU interface and memory are still working and the memory can keep its contents.																		
Restriction	Ambient light based control is off.																		
	Backlights and display are off.																		
	Dimming function does not work when there is changing mode from Sleep Out to Sleep In.																		
	This command has no effect when the module is already in the Sleep In mode. To leave the Sleep In Mode, only the Sleep Out Command (11h) is workable. It is necessary to wait 5msec before sending the next command; this is to allow time for the supply voltages and clock circuits to become stable. It is necessary to wait 120msec after sending the Sleep Out command (when in the Sleep In Mode) before the Sleep In command can be sent.																		
Register Availability	<table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>											Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																		
Normal Mode On, Idle Mode Off, Sleep Out	Yes																		
Normal Mode On, Idle Mode On, Sleep Out	Yes																		
Sleep In	Yes																		
Default	<table><tr><th>Status</th><th>Default Value</th></tr><tr><td>Power On Sequence</td><td>Sleep In Mode</td></tr><tr><td>S/W Reset</td><td>Sleep In Mode</td></tr><tr><td>H/W Reset</td><td>Sleep In Mode</td></tr></table>											Status	Default Value	Power On Sequence	Sleep In Mode	S/W Reset	Sleep In Mode	H/W Reset	Sleep In Mode
Status	Default Value																		
Power On Sequence	Sleep In Mode																		
S/W Reset	Sleep In Mode																		
H/W Reset	Sleep In Mode																		
Flow Chart	It takes 120msec to get into Sleep In mode after SLPIN command issued. SLPIN Display whole blank screen (Automatic No effect to DISP ON/OFF Commands) Drain Charge From Display Panel Stop DC:DC Converter Stop Internal Oscillator Sleep In mode Legend Command Parameter Display Action Mode Sequential transfer																		



5.3.12. Sleep Out (11h)

Command Page			Page 0																
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default								
11h	-	W	No Argument									-							
Description	11h: SLPOUT (Sleep Out). This command turns off the sleep mode. In this mode, the DC/DC converter is enabled, the Internal oscillator is started, and the panel scanning is started. OUT STOP Blank Memory Contents (DISPON 29h is set)																		
Restriction	This command has no effect when the module is already in the Sleep Out mode. To leave the Sleep Out mode, only the Sleep In command (10h), SW Reset Command (01h) or HW Reset are workable. It is necessary to wait 5msec before sending the next command; this is to allow time for the supply voltages and clock circuits to become stable. The Driver IC loads all display supplier's factory default values to the registers during this 5msec. There cannot be any abnormal visual effect on the display image if factory default and register values are the same when this load is done and when the Driver IC is already in the Sleep Out mode. During this 5msec, the Driver IC also performs self-diagnostic functions. It is necessary to wait 120msec after sending the Sleep In command (when in the Sleep Out mode) before the Sleep Out command can be sent.																		
Register Availability	<table><thead><tr><th>Status</th><th>Availability</th></tr></thead><tbody><tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></tbody></table>											Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																		
Normal Mode On, Idle Mode Off, Sleep Out	Yes																		
Normal Mode On, Idle Mode On, Sleep Out	Yes																		
Sleep In	Yes																		
Default	<table><thead><tr><th>Status</th><th>Default Value</th></tr></thead><tbody><tr><td>Power On Sequence</td><td>Sleep In Mode</td></tr><tr><td>S/W Reset</td><td>Sleep In Mode</td></tr><tr><td>H/W Reset</td><td>Sleep In Mode</td></tr></tbody></table>											Status	Default Value	Power On Sequence	Sleep In Mode	S/W Reset	Sleep In Mode	H/W Reset	Sleep In Mode
Status	Default Value																		
Power On Sequence	Sleep In Mode																		
S/W Reset	Sleep In Mode																		
H/W Reset	Sleep In Mode																		
Flow Chart	It takes 120msec to become Sleep Out mode after SLPOUT command issued. SLPOUT Start Internal Oscillator Start up DC:DC Converter Charge Offset voltage for Display Panel Display whole blank screen for 2 frames (Automatic No effect to DISP ON/OFF Commands) Display Memory contents In accordance with the current command table settings Sleep Out mode Legend Command Parameter Display Action Mode Sequential transfer																		




5.3.13. Normal Display Mode On (13h)

Command Page			Page 0																
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default								
13h	-	W	No Argument								-								
Description		13h: NORON (Normal Display Mode On). This command returns the display to normal mode.																	
Restriction		This command has no effect when the Normal Display Mode is active.																	
Register Availability		<table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>										Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																		
Normal Mode On, Idle Mode Off, Sleep Out	Yes																		
Normal Mode On, Idle Mode On, Sleep Out	Yes																		
Sleep In	Yes																		
Default		<table><tr><th>Status</th><th>Default Value</th></tr><tr><td>Power On Sequence</td><td>Normal Display Mode On</td></tr><tr><td>S/W Reset</td><td>Normal Display Mode On</td></tr><tr><td>H/W Reset</td><td>Normal Display Mode On</td></tr></table>										Status	Default Value	Power On Sequence	Normal Display Mode On	S/W Reset	Normal Display Mode On	H/W Reset	Normal Display Mode On
Status	Default Value																		
Power On Sequence	Normal Display Mode On																		
S/W Reset	Normal Display Mode On																		
H/W Reset	Normal Display Mode On																		
Flow Chart																			

5.3.14. All Pixel Off (22h)

Command Page			Page 0																
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default								
22h	-	W	No Argument								-								
Description	22h: ALLPOFF (All Pixels Off). This command turns the display panel black in 'Sleep Out' mode and a status bit of the 'Read Display Image Mode' register (0Dh) can be read. This command makes no change of contents of the input data (or frame memory). This command does not change any other status. Input Data/ Memory  → Display Panel  'All Pixels On' or 'Normal Display Mode On' commands are used to leave this mode. When ILI9881C-05 works in 'Idle Mode On' and 'Sleep Out' state, the display panel is showing the content of the frame memory after 'Normal Display Mode On' commands.																		
	Restriction	This command has no effect when module is already in all pixels off mode.																	
Register Availability	<table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>											Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																		
Normal Mode On, Idle Mode Off, Sleep Out	Yes																		
Normal Mode On, Idle Mode On, Sleep Out	Yes																		
Sleep In	Yes																		
Default	<table><tr><th>Status</th><th>Default Value</th></tr><tr><td>Power On Sequence</td><td>OFF</td></tr><tr><td>S/W Reset</td><td>OFF</td></tr><tr><td>H/W Reset</td><td>OFF</td></tr></table>											Status	Default Value	Power On Sequence	OFF	S/W Reset	OFF	H/W Reset	OFF
Status	Default Value																		
Power On Sequence	OFF																		
S/W Reset	OFF																		
H/W Reset	OFF																		
Flow Chart	Normal Display Mode On ALLPOFF Black Display Legend Command Parameter Display Action Mode Sequential transfer																		

5.3.15. All Pixel On (23h)

Command Page			Page 0																
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default								
23h	-	W	No Argument									-							
Description	23h: ALLPON (All Pixels On). This command turns the display panel white in 'Sleep out' mode and a status bit of the 'Read Display Image Mode' register (0Dh) can be read. This command makes no change of contents of the input data (or frame memory). This command does not change any other status. Input Data/ Memory  Display Panel  'All Pixels Off' or 'Normal Display Mode On' commands are used to leave this mode. When ILI9881C-05 works in 'Idle Mode On' and 'Sleep Out' state, the display panel is showing the content of the frame memory after 'Normal Display Mode On' commands.																		
	Restriction	This command has no effect when module is already in all pixels on mode.																	
	Register Availability	<table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>											Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In
Status	Availability																		
Normal Mode On, Idle Mode Off, Sleep Out	Yes																		
Normal Mode On, Idle Mode On, Sleep Out	Yes																		
Sleep In	Yes																		
Default	<table><tr><th>Status</th><th>Default Value</th></tr><tr><td>Power On Sequence</td><td>OFF</td></tr><tr><td>S/W Reset</td><td>OFF</td></tr><tr><td>H/W Reset</td><td>OFF</td></tr></table>											Status	Default Value	Power On Sequence	OFF	S/W Reset	OFF	H/W Reset	OFF
Status	Default Value																		
Power On Sequence	OFF																		
S/W Reset	OFF																		
H/W Reset	OFF																		
Flow Chart	 Legend - Command - Parameter - Display - Action - Mode - Sequential transfer																		



5.3.16. Gamma Set (26h)

Command Page			Page 0																
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default								
26h	1st	W	0	0	0	0	GC [3:0]				01h								
Description		26h: GAMSET (Gamma Set). This command is used to select the desired Gamma curve for the current display. A maximum of 1 fixed Gamma curves can be selected. The curve is selected by setting the appropriate bit in the parameter as described in the Table below: <table><tr><th>GC [3:0]</th><th>Curve Selected</th></tr><tr><td>1h</td><td>Gamma curve 1</td></tr><tr><td>Other</td><td>Reserved</td></tr></table> <i>Note: All others value are undefined.</i>										GC [3:0]	Curve Selected	1h	Gamma curve 1	Other	Reserved		
GC [3:0]	Curve Selected																		
1h	Gamma curve 1																		
Other	Reserved																		
Restriction		Values of GC [3:0] not shown in the table above are invalid and will not change the current selected Gamma curve until a valid value is received.																	
Register Availability		<table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>										Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																		
Normal Mode On, Idle Mode Off, Sleep Out	Yes																		
Normal Mode On, Idle Mode On, Sleep Out	Yes																		
Sleep In	Yes																		
Default		<table><tr><th>Status</th><th>Default Value</th></tr><tr><td>Power On Sequence</td><td>01h</td></tr><tr><td>S/W Reset</td><td>01h</td></tr><tr><td>H/W Reset</td><td>01h</td></tr></table>										Status	Default Value	Power On Sequence	01h	S/W Reset	01h	H/W Reset	01h
Status	Default Value																		
Power On Sequence	01h																		
S/W Reset	01h																		
H/W Reset	01h																		
Flow Chart		GAMSET ↓ GC[7..0] ↓ New Gamma Curve Loaded Legend Command Parameter Display Action Mode Sequential transfer																	

5.3.17. Display Off (28h)

Command Page			Page 0																
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default								
28h	-	W	No Argument								-								
Description	28h: DISPOFF (Display Off) This command is used to enter into the Display Off mode. Output from the input data (or frame memory) is disabled and a blank page inserted. This command makes no change of contents of the input data (or frame memory) and does not change any other status. There will be no abnormal visible effect on the display. Input Data/ Memory Display Panel																		
Restriction	This command has no effect when the module is already in the Display Off mode.																		
Register Availability	<table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>											Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																		
Normal Mode On, Idle Mode Off, Sleep Out	Yes																		
Normal Mode On, Idle Mode On, Sleep Out	Yes																		
Sleep In	Yes																		
Default	<table><tr><th>Status</th><th>Default Value</th></tr><tr><td>Power On Sequence</td><td>Display Off</td></tr><tr><td>S/W Reset</td><td>Display Off</td></tr><tr><td>H/W Reset</td><td>Display Off</td></tr></table>											Status	Default Value	Power On Sequence	Display Off	S/W Reset	Display Off	H/W Reset	Display Off
Status	Default Value																		
Power On Sequence	Display Off																		
S/W Reset	Display Off																		
H/W Reset	Display Off																		
Flow Chart	Display On Mode ↓ DISPOFF ↓ Display Off Mode Legend Command Parameter Display Action Mode Sequential transfer																		


5.3.18. Display ON (29h)

Command Page			Page 0																
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default								
29h	-	W	No Argument									-							
Description	29h: DISPON (Display On). This command is used to recover from the Display Off mode. Output from the input data (or frame memory) is enabled. This command makes no change of contents of the input data (or frame memory) and does not change any other status. Input Data/ Memory  → Display Panel 																		
Restriction	This command has no effect when the ILI9881C-05 is already in the Display On mode.																		
Register Availability	<table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>											Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																		
Normal Mode On, Idle Mode Off, Sleep Out	Yes																		
Normal Mode On, Idle Mode On, Sleep Out	Yes																		
Sleep In	Yes																		
Default	<table><tr><th>Status</th><th>Default Value</th></tr><tr><td>Power On Sequence</td><td>Display Off</td></tr><tr><td>S/W Reset</td><td>Display Off</td></tr><tr><td>H/W Reset</td><td>Display Off</td></tr></table>											Status	Default Value	Power On Sequence	Display Off	S/W Reset	Display Off	H/W Reset	Display Off
Status	Default Value																		
Power On Sequence	Display Off																		
S/W Reset	Display Off																		
H/W Reset	Display Off																		
Flow Chart	Display Off Mode ↓ DISPON ↓ Display On Mode Legend Command Parameter Display Action Mode Sequential transfer																		



5.3.19. Tearing Effect Line Off (34h)

Command Page			Page 0																
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default								
34h	-	W	No Argument									-							
Description		34h: TEOFF (Tearing Effect Line OFF). This command is used to turn off the Display module's Tearing Effect output signal from the TE signal line.																	
Restriction		This command has no effect when the Tearing Effect output is already off.																	
Register Availability		<table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>										Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																		
Normal Mode On, Idle Mode Off, Sleep Out	Yes																		
Normal Mode On, Idle Mode On, Sleep Out	Yes																		
Sleep In	Yes																		
Default		<table><tr><th>Status</th><th>Default Value</th></tr><tr><td>Power On Sequence</td><td>Off</td></tr><tr><td>S/W Reset</td><td>Off</td></tr><tr><td>H/W Reset</td><td>Off</td></tr></table>										Status	Default Value	Power On Sequence	Off	S/W Reset	Off	H/W Reset	Off
Status	Default Value																		
Power On Sequence	Off																		
S/W Reset	Off																		
H/W Reset	Off																		
Flow Chart		TE Line Output ON ↓ TEOFF ↓ TE Line Output OFF Legend Command Parameter Display Action Mode Sequential transfer																	







5.3.20. Tearing Effect Line On (35h)

Command Page			Page 0																
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default								
35h	1st	W	0	0	0	0	0	0	0	M	00								
Description	35h: TEON (Tearing Effect Line ON). This command is used to turn on the Tearing Effect output signal from the TE signal line. The Tearing Effect Line On has one parameter which describes the mode of the Tearing Effect Output Line. When M=0: The Tearing Effect Output line consists of V-Blanking information only: Mode 1:  When M=1: The Tearing Effect Output Line consists of both V-Blanking and H-Blanking information:  <i>Note : The Tearing Effect Output line shall be low when the display module is in Sleep mode</i>																		
	Restriction	This command has no effect when the Tearing Effect output is already ON.																	
Register Availability	<table><thead><tr><th>Status</th><th>Availability</th></tr></thead><tbody><tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></tbody></table>											Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																		
Normal Mode On, Idle Mode Off, Sleep Out	Yes																		
Normal Mode On, Idle Mode On, Sleep Out	Yes																		
Sleep In	Yes																		
Default	<table><thead><tr><th>Status</th><th>Default Value</th></tr></thead><tbody><tr><td>Power On Sequence</td><td>Off</td></tr><tr><td>S/W Reset</td><td>Off</td></tr><tr><td>H/W Reset</td><td>Off</td></tr></tbody></table>											Status	Default Value	Power On Sequence	Off	S/W Reset	Off	H/W Reset	Off
Status	Default Value																		
Power On Sequence	Off																		
S/W Reset	Off																		
H/W Reset	Off																		



Flow Chart



5.3.21. Memory Access Control (36h)

Command Page			Page 0																								
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default																
36h	1st	W	0	0	0	0	BGR	0	SS	GS	00h																
Description	36h: MADCTL (Memory Access Control).																										
	This command makes no change on the other status of the driver.																										
	<table><tr><th>Bit</th><th>Symbol</th><th>Name</th><th>Description</th></tr><tr><td>D3</td><td>BGR</td><td>RGB/BGR Order</td><td>Color selector switch control (0=RGB color filter panel, 1=BGR color filter panel)</td></tr><tr><td>D1</td><td>SS</td><td>Flip Horizontal (SS)</td><td>Select the Source driver scan direction on the panel module</td></tr><tr><td>D0</td><td>GS</td><td>Flip Vertical (GS)</td><td>Select the Gate driver scan direction on the panel module</td></tr></table>											Bit	Symbol	Name	Description	D3	BGR	RGB/BGR Order	Color selector switch control (0=RGB color filter panel, 1=BGR color filter panel)	D1	SS	Flip Horizontal (SS)	Select the Source driver scan direction on the panel module	D0	GS	Flip Vertical (GS)	Select the Gate driver scan direction on the panel module
	Bit	Symbol	Name	Description																							
	D3	BGR	RGB/BGR Order	Color selector switch control (0=RGB color filter panel, 1=BGR color filter panel)																							
	D1	SS	Flip Horizontal (SS)	Select the Source driver scan direction on the panel module																							
	D0	GS	Flip Vertical (GS)	Select the Gate driver scan direction on the panel module																							
	BGR (RGB-BGR Order control bit)="0"  BGR (RGB-BGR Order control bit)="1" 																										
	SS (Source Scan sequence)="0"  SS (Source Scan sequence)="1" 																										
	GS (Gate Scan sequence)="0"  GS (Gate Scan sequence)="1" 																										
Restriction	None																										
Register Availability	<table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>											Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes								
Status	Availability																										
Normal Mode On, Idle Mode Off, Sleep Out	Yes																										
Normal Mode On, Idle Mode On, Sleep Out	Yes																										
Sleep In	Yes																										
Default	<table><tr><th>Status</th><th>Default Value</th></tr><tr><td>Power On Sequence</td><td>00h</td></tr><tr><td>S/W Reset</td><td>00h</td></tr><tr><td>H/W Reset</td><td>00h</td></tr></table>											Status	Default Value	Power On Sequence	00h	S/W Reset	00h	H/W Reset	00h								
Status	Default Value																										
Power On Sequence	00h																										
S/W Reset	00h																										
H/W Reset	00h																										

Flow Chart



5.3.22. Idle Mode Off (38h)

Command Page			Page 0																
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default								
38h	-	W	No Argument									-							
Description	38h: IDMOFF (Idle mode off). This command causes the Display module to exit the Idle mode. In the Idle Mode Off, the display panel can display a maximum of 16.7M colors.																		
Restriction	This command has no effect when the module is already in the Idle Mode Off.																		
Register Availability	<table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>											Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																		
Normal Mode On, Idle Mode Off, Sleep Out	Yes																		
Normal Mode On, Idle Mode On, Sleep Out	Yes																		
Sleep In	Yes																		
Default	<table><tr><th>Status</th><th>Default Value</th></tr><tr><td>Power On Sequence</td><td>Idle Mode Off</td></tr><tr><td>S/W Reset</td><td>Idle Mode Off</td></tr><tr><td>H/W Reset</td><td>Idle Mode Off</td></tr></table>											Status	Default Value	Power On Sequence	Idle Mode Off	S/W Reset	Idle Mode Off	H/W Reset	Idle Mode Off
Status	Default Value																		
Power On Sequence	Idle Mode Off																		
S/W Reset	Idle Mode Off																		
H/W Reset	Idle Mode Off																		
Flow Chart	Idle on mode IDMOFF Idle off mode Legend Command Parameter Display Action Mode Sequential transfer																		


5.3.23. Idle Mode On (39h)

Command Page			Page 0																
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default								
39h	-	W	No Argument									-							
Description	39h: IDMON (Idle mode on). This command is used to enter into the Idle Mode On. In the Idle Mode On, color expression is reduced. The display panel shows de-compressed content of frame memory in the Idle Mode On and Sleep Out states.																		
Restriction	This command has no effect when the module is already in the Idle Mode On.																		
Register Availability	<table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>											Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																		
Normal Mode On, Idle Mode Off, Sleep Out	Yes																		
Normal Mode On, Idle Mode On, Sleep Out	Yes																		
Sleep In	Yes																		
Default	<table><tr><th>Status</th><th>Default Value</th></tr><tr><td>Power On Sequence</td><td>Idle Mode Off</td></tr><tr><td>S/W Reset</td><td>Idle Mode Off</td></tr><tr><td>H/W Reset</td><td>Idle Mode Off</td></tr></table>											Status	Default Value	Power On Sequence	Idle Mode Off	S/W Reset	Idle Mode Off	H/W Reset	Idle Mode Off
Status	Default Value																		
Power On Sequence	Idle Mode Off																		
S/W Reset	Idle Mode Off																		
H/W Reset	Idle Mode Off																		
Flow Chart	Idle off mode IDMON Idle on mode Legend Command Parameter Display Action Mode Sequential transfer																		

5.3.24. Interface Pixel Format (3Ah)

Command Page			Page 0																										
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default																		
3Ah	1st	W	0	0	0	0	0	DBI[2:0]			07h																		
Description	3A: COLMOD (Interface Pixel Format). This command is used to define the format of RGB picture data, which is to be transferred via the MIPI DSI Command Mode. The formats are shown in the table: <table><tr><th>Interface Format</th><th>DBI[2:0]</th></tr><tr><td>Not Defined</td><td>000</td></tr><tr><td>Not Defined</td><td>001</td></tr><tr><td>Not Defined</td><td>010</td></tr><tr><td>Not Defined</td><td>011</td></tr><tr><td>Not Defined</td><td>100</td></tr><tr><td>16 bit/pixel</td><td>101</td></tr><tr><td>18 bit/pixel</td><td>110</td></tr><tr><td>24 bit/pixel</td><td>111</td></tr></table>											Interface Format	DBI[2:0]	Not Defined	000	Not Defined	001	Not Defined	010	Not Defined	011	Not Defined	100	16 bit/pixel	101	18 bit/pixel	110	24 bit/pixel	111
	Interface Format	DBI[2:0]																											
	Not Defined	000																											
	Not Defined	001																											
	Not Defined	010																											
	Not Defined	011																											
	Not Defined	100																											
	16 bit/pixel	101																											
	18 bit/pixel	110																											
	24 bit/pixel	111																											
Restriction	There is no visible effect until the Frame Memory is written to.																												
Register Availability	<table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>											Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes										
Status	Availability																												
Normal Mode On, Idle Mode Off, Sleep Out	Yes																												
Normal Mode On, Idle Mode On, Sleep Out	Yes																												
Sleep In	Yes																												
Default	<table><tr><th>Status</th><th>Default Value</th></tr><tr><td>Power On Sequence</td><td>07h</td></tr><tr><td>S/W Reset</td><td>07h</td></tr><tr><td>H/W Reset</td><td>07h</td></tr></table>											Status	Default Value	Power On Sequence	07h	S/W Reset	07h	H/W Reset	07h										
Status	Default Value																												
Power On Sequence	07h																												
S/W Reset	07h																												
H/W Reset	07h																												
Flow Chart	16 Bit/Pixel Mode ↓ COLMOD ↓ 111 ↓ 24 Bit/Pixel Mode Legend Command Parameter Display Action Mode Sequential transfer																												

5.3.25. Set_Tear_Scanline (44h)

Command Page			Page 0																
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default								
44h	1st	W	0	0	0	0	0	TE_LINE[10:8]			00h								
	2nd	W	TE_LINE[7:0]								00h								
Description		44h: SET_TEAR_SCANLINE. This command turns on the display module's Tearing Effect output signal on the TE signal line when the display module reaches line N. The Tearing Effect Line On has one parameter that describes the Tearing Effect Output Line mode. After issuing a set_tear_scanline command to the display module, the Tearing Effect output signal, e.g. as in DBI-2 systems, shall be a delayed version of V-Blanking information as illustrated by below figure. In other words, the TE pulse width needs to be identical with normal mode Vsync related TE pulse. TE  Note that set_tear_scanline with N = 0 is equivalent to set_tear_on with M = 0. The Tearing Effect Output line shall be active low when the display module is in Sleep mode.																	
Restriction		This command takes affect on the frame following the current frame. Therefore, if the Tear Effect (TE) output is already ON, the TE output shall continue to operate as programmed by the previous set_tear_on, or set_tear_scanline, command until the end of the frame.																	
Register Availability		<table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>No</td></tr></table>										Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	No
Status	Availability																		
Normal Mode On, Idle Mode Off, Sleep Out	Yes																		
Normal Mode On, Idle Mode On, Sleep Out	Yes																		
Sleep In	No																		
Default		<table><tr><th>Status</th><th>Default Value</th></tr><tr><td>Power On Sequence</td><td>N=0</td></tr><tr><td>S/W Reset</td><td>N=0</td></tr><tr><td>H/W Reset</td><td>N=0</td></tr></table>										Status	Default Value	Power On Sequence	N=0	S/W Reset	N=0	H/W Reset	N=0
Status	Default Value																		
Power On Sequence	N=0																		
S/W Reset	N=0																		
H/W Reset	N=0																		
Flow Chart		 Legend - Command - Parameter - Display - Action - Mode - Sequential transfer																	

5.3.26. Get_Tear_Scanline (45h)

Command Page			Page 0																
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default								
45h	1st	R	0	0	0	0	0	TE_LINE[10:8]			00h								
	2nd	R	TE_LINE[7:0]								00h								
Description		45h: GET_TEAR_SCANLINE. This command returns setting value of Set_Tear_Scanline command (44h).																	
Restriction		None																	
Register Availability		<table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>No</td></tr></table>										Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	No
Status	Availability																		
Normal Mode On, Idle Mode Off, Sleep Out	Yes																		
Normal Mode On, Idle Mode On, Sleep Out	Yes																		
Sleep In	No																		
Default		<table><tr><th>Status</th><th>Default Value</th></tr><tr><td>Power On Sequence</td><td>N=0</td></tr><tr><td>S/W Reset</td><td>N=0</td></tr><tr><td>H/W Reset</td><td>N=0</td></tr></table>										Status	Default Value	Power On Sequence	N=0	S/W Reset	N=0	H/W Reset	N=0
Status	Default Value																		
Power On Sequence	N=0																		
S/W Reset	N=0																		
H/W Reset	N=0																		
Flow Chart		Read GET_TEAR_SCANLINE Send 1st Parameter Send 2nd Parameter Host Display Legend Command Parameter Display Action Mode Sequential transfer																	

5.3.27. Write Display Brightness Value (51h)

Command Page			Page 0																
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default								
51h	1st	W	0	0	0	0	DBV[11:8]				00h								
	2nd	W	DBV[7:0]								00h								
Description		51h: WRDISBV (Write Display Brightness). This command is used to adjust the brightness value of the display. DBV[11:0]: 12 bit, for display brightness of manual brightness setting and the CABC in the ILI9881C-05. PWM output signal and LEDPWM pin will control the LED driver IC in order to control the display brightness. In principle relationship is that 0000h value means the lowest brightness and 0FFFh value means the highest brightness.																	
Restriction		None																	
Register Availability		<table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>										Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																		
Normal Mode On, Idle Mode Off, Sleep Out	Yes																		
Normal Mode On, Idle Mode On, Sleep Out	Yes																		
Sleep In	Yes																		
Default		<table><tr><th>Status</th><th>Default Value</th></tr><tr><td>Power On Sequence</td><td>00h_00h</td></tr><tr><td>S/W Reset</td><td>00h_00h</td></tr><tr><td>H/W Reset</td><td>00h_00h</td></tr></table>										Status	Default Value	Power On Sequence	00h_00h	S/W Reset	00h_00h	H/W Reset	00h_00h
Status	Default Value																		
Power On Sequence	00h_00h																		
S/W Reset	00h_00h																		
H/W Reset	00h_00h																		
Flow Chart		WRDISBV ↓ DBV (MSB) ↓ DBV (LSB) ↓ New Display Brightness Value Loaded Legend Command Parameter Display Action Mode Sequential transfer																	

5.3.28. Read Display Brightness Value (52h)

Command Page			Page 0																
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default								
52h	1st	R	0	0	0	0	DBV[11:8]				00h								
	2nd	R	DBV[7:0]								00h								
Description		52h: RDDISBV (Read Display Brightness Value). This command returns the brightness value of the display. It should be checked what the relationship between this returned value and output brightness of the display. This relationship is defined on the display module specification. In principle the relationship is that 0000h value means the lowest brightness and 0FFFh value means the highest brightness. DBV[11:0] is reset when display is in sleep-in mode. DBV[11:0] is '0' when bit BCTRL of “5.3.29Write CTRL Display Value (53h)” command is '0'. DBV[11:0] is manual set brightness specified with “5.3.29Write CTRL Display Value (53h)” command when bit BCTRL is '1'.																	
Restriction		None																	
Register Availability		<table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>										Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																		
Normal Mode On, Idle Mode Off, Sleep Out	Yes																		
Normal Mode On, Idle Mode On, Sleep Out	Yes																		
Sleep In	Yes																		
Default		<table><tr><th>Status</th><th>Default Value</th></tr><tr><td>Power On Sequence</td><td>00h_00h</td></tr><tr><td>S/W Reset</td><td>00h_00h</td></tr><tr><td>H/W Reset</td><td>00h_00h</td></tr></table>										Status	Default Value	Power On Sequence	00h_00h	S/W Reset	00h_00h	H/W Reset	00h_00h
Status	Default Value																		
Power On Sequence	00h_00h																		
S/W Reset	00h_00h																		
H/W Reset	00h_00h																		
Flow Chart		Read RDDISBV Send 1st Parameter Send 2nd Parameter Host Display Legend Command Parameter Display Action Mode Sequential transfer																	

5.3.29. Write CTRL Display Value (53h)

Command Page			Page 0																
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default								
53h	1st	W	0	0	BCTRL	0	DD	BL	0	0	00h								
Description	53h: WRCTRLD (Write Control Display).																		
	This command is used to control the display brightness.																		
	BCTRL: Brightness Control Block On/Off. This bit is always used to switch brightness for display.																		
	<table><tr><th>BCTRL</th><th>Description</th></tr><tr><td>0</td><td>Brightness Control Block Off (DBV[11:0] = 0000h)</td></tr><tr><td>1</td><td>Brightness Control Block On (DBV[11:0] is active)</td></tr></table>											BCTRL	Description	0	Brightness Control Block Off (DBV[11:0] = 0000h)	1	Brightness Control Block On (DBV[11:0] is active)		
	BCTRL	Description																	
	0	Brightness Control Block Off (DBV[11:0] = 0000h)																	
	1	Brightness Control Block On (DBV[11:0] is active)																	
	DD: Display Dimming Control.																		
	<table><tr><th>DD</th><th>Description</th></tr><tr><td>0</td><td>Display Dimming Off</td></tr><tr><td>1</td><td>Display Dimming On</td></tr></table>											DD	Description	0	Display Dimming Off	1	Display Dimming On		
	DD	Description																	
0	Display Dimming Off																		
1	Display Dimming On																		
BL: Backlight Control On/Off																			
<table><tr><th>BL</th><th>Description</th></tr><tr><td>0</td><td>Backlight Control Off</td></tr><tr><td>1</td><td>Backlight Control On</td></tr></table>											BL	Description	0	Backlight Control Off	1	Backlight Control On			
BL	Description																		
0	Backlight Control Off																		
1	Backlight Control On																		
Dimming function is adapted to the brightness registers for display when the bit BCTRL is changed at DD = 1, e.g. BCTRL: 0-> 1 or 1-> 0.																			
When the BL bit changes from 'ON' to 'OFF', backlight is turned off without gradual dimming, even if Display Dimming On (DD = 1) are selected.																			
Restriction	None																		
Register Availability	<table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>											Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																		
Normal Mode On, Idle Mode Off, Sleep Out	Yes																		
Normal Mode On, Idle Mode On, Sleep Out	Yes																		
Sleep In	Yes																		
Default	<table><tr><th>Status</th><th>Default Value</th></tr><tr><td>Power On Sequence</td><td>00h</td></tr><tr><td>S/W Reset</td><td>00h</td></tr><tr><td>H/W Reset</td><td>00h</td></tr></table>											Status	Default Value	Power On Sequence	00h	S/W Reset	00h	H/W Reset	00h
Status	Default Value																		
Power On Sequence	00h																		
S/W Reset	00h																		
H/W Reset	00h																		
Flow Chart	WRCTRLD HBM, BCTRL, DD, BL New Control Value Loaded Legend Command Parameter Display Action Mode Sequential transfer																		

5.3.30. Read CTRL Display Value (54h)

Command Page			Page 0																
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default								
54h	1st	R	0	0	BCTRL	0	DD	BL	0	0	00h								
Description	54h: RDCTRLD (Read Control Value Display).																		
	This command returns the display brightness control values.																		
	BCTRL : Brightness Control Block On/Off. This bit is always used to switch brightness for display.																		
	<table><tr><th>BCTRL</th><th>Description</th></tr><tr><td>0</td><td>Brightness Control Block Off (DBV[11:0] = 0000h)</td></tr><tr><td>1</td><td>Brightness Control Block On (DBV[11:0] is active)</td></tr></table>											BCTRL	Description	0	Brightness Control Block Off (DBV[11:0] = 0000h)	1	Brightness Control Block On (DBV[11:0] is active)		
	BCTRL	Description																	
	0	Brightness Control Block Off (DBV[11:0] = 0000h)																	
	1	Brightness Control Block On (DBV[11:0] is active)																	
	DD : Display Dimming Control.																		
	<table><tr><th>DD</th><th>Description</th></tr><tr><td>0</td><td>Display Dimming Off</td></tr><tr><td>1</td><td>Display Dimming On</td></tr></table>											DD	Description	0	Display Dimming Off	1	Display Dimming On		
	DD	Description																	
0	Display Dimming Off																		
1	Display Dimming On																		
BL : Backlight Control On/Off																			
<table><tr><th>BL</th><th>Description</th></tr><tr><td>0</td><td>Backlight Control Off</td></tr><tr><td>1</td><td>Backlight Control On</td></tr></table>											BL	Description	0	Backlight Control Off	1	Backlight Control On			
BL	Description																		
0	Backlight Control Off																		
1	Backlight Control On																		
Dimming function is adapted to the brightness registers for display when the bit BCTRL is changed at DD = 1, e.g. BCTRL: 0-> 1 or 1-> 0.																			
When the BL bit changes from 'ON' to 'OFF', backlight is turned off without gradual dimming, even if Display Dimming On (DD = 1) are selected.																			
Restriction	None																		
Register Availability	<table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>											Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																		
Normal Mode On, Idle Mode Off, Sleep Out	Yes																		
Normal Mode On, Idle Mode On, Sleep Out	Yes																		
Sleep In	Yes																		
Default	<table><tr><th>Status</th><th>Default Value</th></tr><tr><td>Power On Sequence</td><td>00h</td></tr><tr><td>S/W Reset</td><td>00h</td></tr><tr><td>H/W Reset</td><td>00h</td></tr></table>											Status	Default Value	Power On Sequence	00h	S/W Reset	00h	H/W Reset	00h
Status	Default Value																		
Power On Sequence	00h																		
S/W Reset	00h																		
H/W Reset	00h																		
Flow Chart	Read RDCTRLD ↓ Send Parameter Host → Display Legend Command Parameter Display Action Mode Sequential transfer																		

5.3.31. Write Power Save (55h)

Command Page			Page 0																																												
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default																																				
55h	1st	W	PWRSAVE[7:0]								00h																																				
Description	55h: PWRSAVE (Write Power Save).																																														
	This command is used to write the settings for power save control functionalities.																																														
	<table><tr><th>PWRSAVE[7:0]</th><th>Function</th><th>Note</th></tr><tr><td>00000000</td><td>Power Save Off</td><td>-</td></tr><tr><td>00000001</td><td>Power Save Low</td><td>Conservative Setting of CABC/DBLC</td></tr><tr><td>00000010</td><td>Power Save Medium</td><td>Medium Setting of CABC/DBLC</td></tr><tr><td>00000011</td><td>Power Save High</td><td>Aggressive Setting of CABC/DBLC</td></tr><tr><td>1000XXXX</td><td>IE On – Low</td><td>Low Enhancement of LCD</td></tr><tr><td>1001XXXX</td><td>IE On – Medium</td><td>Medium Enhancement of LCD</td></tr><tr><td>1011XXXX</td><td>IE On – High</td><td>High Enhancement of LCD</td></tr><tr><td>0100XXXX</td><td>SRE - Low</td><td>Sunlight readability enhancement</td></tr><tr><td>0101XXXX</td><td>SRE - Medium</td><td>Sunlight readability enhancement</td></tr><tr><td>0110XXXX</td><td>SRE - High</td><td>Sunlight readability enhancement</td></tr><tr><td>Others</td><td>Reserved</td><td>-</td></tr></table>											PWRSAVE[7:0]	Function	Note	00000000	Power Save Off	-	00000001	Power Save Low	Conservative Setting of CABC/DBLC	00000010	Power Save Medium	Medium Setting of CABC/DBLC	00000011	Power Save High	Aggressive Setting of CABC/DBLC	1000XXXX	IE On – Low	Low Enhancement of LCD	1001XXXX	IE On – Medium	Medium Enhancement of LCD	1011XXXX	IE On – High	High Enhancement of LCD	0100XXXX	SRE - Low	Sunlight readability enhancement	0101XXXX	SRE - Medium	Sunlight readability enhancement	0110XXXX	SRE - High	Sunlight readability enhancement	Others	Reserved	-
	PWRSAVE[7:0]	Function	Note																																												
	00000000	Power Save Off	-																																												
	00000001	Power Save Low	Conservative Setting of CABC/DBLC																																												
	00000010	Power Save Medium	Medium Setting of CABC/DBLC																																												
	00000011	Power Save High	Aggressive Setting of CABC/DBLC																																												
	1000XXXX	IE On – Low	Low Enhancement of LCD																																												
	1001XXXX	IE On – Medium	Medium Enhancement of LCD																																												
	1011XXXX	IE On – High	High Enhancement of LCD																																												
	0100XXXX	SRE - Low	Sunlight readability enhancement																																												
	0101XXXX	SRE - Medium	Sunlight readability enhancement																																												
	0110XXXX	SRE - High	Sunlight readability enhancement																																												
	Others	Reserved	-																																												
CABC = Content Adaptive Brightness Control																																															
DBLC = Dynamic Backlight Control																																															
IE = Image Enhancement																																															
Restriction	None																																														
Register Availability	<table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>											Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes																												
Status	Availability																																														
Normal Mode On, Idle Mode Off, Sleep Out	Yes																																														
Normal Mode On, Idle Mode On, Sleep Out	Yes																																														
Sleep In	Yes																																														
Default	<table><tr><th>Status</th><th>Default Value</th></tr><tr><td>Power On Sequence</td><td>00h</td></tr><tr><td>S/W Reset</td><td>00h</td></tr><tr><td>H/W Reset</td><td>00h</td></tr></table>											Status	Default Value	Power On Sequence	00h	S/W Reset	00h	H/W Reset	00h																												
Status	Default Value																																														
Power On Sequence	00h																																														
S/W Reset	00h																																														
H/W Reset	00h																																														
Flow Chart	WRPWRSAVE ↓ Parameter ↓ New Power Save Mode Legend Command Parameter Display Action Mode Sequential transfer																																														

5.3.32. Read Power Save (56h)

Command Page			Page 0																																												
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default																																				
56h	1st	R	PWRSAVE[7:0]								00h																																				
Description	56h: RDPWRSAVE (Read Power Save). This command is used to read the settings for power save control functionalities. <table><tr><th>PWRSAVE[7:0]</th><th>Function</th><th>Note</th></tr><tr><td>00000000</td><td>Power Save Off</td><td>-</td></tr><tr><td>00000001</td><td>Power Save Low</td><td>Conservative Setting of CABC/DBLC</td></tr><tr><td>00000010</td><td>Power Save Medium</td><td>Medium Setting of CABC/DBLC</td></tr><tr><td>00000011</td><td>Power Save High</td><td>Aggressive Setting of CABC/DBLC</td></tr><tr><td>1000XXXX</td><td>IE On – Low</td><td>Low Enhancement of LCD</td></tr><tr><td>1001XXXX</td><td>IE On – Medium</td><td>Medium Enhancement of LCD</td></tr><tr><td>1011XXXX</td><td>IE On – High</td><td>High Enhancement of LCD</td></tr><tr><td>0100XXXX</td><td>SRE - Low</td><td>Sunlight readability enhancement</td></tr><tr><td>0101XXXX</td><td>SRE - Medium</td><td>Sunlight readability enhancement</td></tr><tr><td>0110XXXX</td><td>SRE - High</td><td>Sunlight readability enhancement</td></tr><tr><td>Others</td><td>Reserved</td><td>-</td></tr></table> CABC = Content Adaptive Brightness Control DBLC = Dynamic Backlight Control IE = Image Enhancement											PWRSAVE[7:0]	Function	Note	00000000	Power Save Off	-	00000001	Power Save Low	Conservative Setting of CABC/DBLC	00000010	Power Save Medium	Medium Setting of CABC/DBLC	00000011	Power Save High	Aggressive Setting of CABC/DBLC	1000XXXX	IE On – Low	Low Enhancement of LCD	1001XXXX	IE On – Medium	Medium Enhancement of LCD	1011XXXX	IE On – High	High Enhancement of LCD	0100XXXX	SRE - Low	Sunlight readability enhancement	0101XXXX	SRE - Medium	Sunlight readability enhancement	0110XXXX	SRE - High	Sunlight readability enhancement	Others	Reserved	-
	PWRSAVE[7:0]	Function	Note																																												
	00000000	Power Save Off	-																																												
	00000001	Power Save Low	Conservative Setting of CABC/DBLC																																												
	00000010	Power Save Medium	Medium Setting of CABC/DBLC																																												
	00000011	Power Save High	Aggressive Setting of CABC/DBLC																																												
	1000XXXX	IE On – Low	Low Enhancement of LCD																																												
	1001XXXX	IE On – Medium	Medium Enhancement of LCD																																												
	1011XXXX	IE On – High	High Enhancement of LCD																																												
	0100XXXX	SRE - Low	Sunlight readability enhancement																																												
	0101XXXX	SRE - Medium	Sunlight readability enhancement																																												
	0110XXXX	SRE - High	Sunlight readability enhancement																																												
Others	Reserved	-																																													
Restriction	None																																														
Register Availability	<table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>											Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes																												
Status	Availability																																														
Normal Mode On, Idle Mode Off, Sleep Out	Yes																																														
Normal Mode On, Idle Mode On, Sleep Out	Yes																																														
Sleep In	Yes																																														
Default	<table><tr><th>Status</th><th>Default Value</th></tr><tr><td>Power On Sequence</td><td>00h</td></tr><tr><td>S/W Reset</td><td>00h</td></tr><tr><td>H/W Reset</td><td>00h</td></tr></table>											Status	Default Value	Power On Sequence	00h	S/W Reset	00h	H/W Reset	00h																												
Status	Default Value																																														
Power On Sequence	00h																																														
S/W Reset	00h																																														
H/W Reset	00h																																														
Flow Chart	Read RDPWRSAVE ↓ Send Parameter Host Display Legend Command Parameter Display Action Mode Sequential transfer																																														

5.3.33. Stop Transition (59h)

Command Page			Page 0																
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default								
59h	-	W	No Argument									-							
Description		59h: STOP_TR (Stop Transition). When DD bit status of “5.3.29Write CTRL Display Value (53h)” register is ‘1’, applying this command instantly stops the ongoing transition of Display Dimming. When display module receives this command, the current output value stays active.																	
Restriction		This command has no effect when Display Dimming transition is not active.																	
Register Availability		<table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>										Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																		
Normal Mode On, Idle Mode Off, Sleep Out	Yes																		
Normal Mode On, Idle Mode On, Sleep Out	Yes																		
Sleep In	Yes																		
Default		<table><tr><th>Status</th><th>Default Value</th></tr><tr><td>Power On Sequence</td><td>Off</td></tr><tr><td>S/W Reset</td><td>Off</td></tr><tr><td>H/W Reset</td><td>Off</td></tr></table>										Status	Default Value	Power On Sequence	Off	S/W Reset	Off	H/W Reset	Off
Status	Default Value																		
Power On Sequence	Off																		
S/W Reset	Off																		
H/W Reset	Off																		
Flow Chart		Display Dimming transition is active ↓ STOP TR ↓ Stop ongoing transition Legend Command Parameter Display Action Mode Sequential transfer																	

5.3.34. Write CABC Minimum Brightness (5Eh)

Command Page			Page 0																
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default								
5Eh	1st	W	0	0	0	0	CMB[11:8]				00h								
	2nd	W	CMB[7:0]								00h								
Description		5Eh: WRCABCMB (Write CABC minimum brightness). This command is used to set the minimum brightness value of the display for CABC function. In principle relationship is that 0000h value means the lowest brightness for CABC and 0FFFh value means the highest brightness for CABC.																	
Restriction		None																	
Register Availability		<table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>										Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																		
Normal Mode On, Idle Mode Off, Sleep Out	Yes																		
Normal Mode On, Idle Mode On, Sleep Out	Yes																		
Sleep In	Yes																		
Default		<table><tr><th>Status</th><th>Default Value</th></tr><tr><td>Power On Sequence</td><td>00h_00h</td></tr><tr><td>S/W Reset</td><td>00h_00h</td></tr><tr><td>H/W Reset</td><td>00h_00h</td></tr></table>										Status	Default Value	Power On Sequence	00h_00h	S/W Reset	00h_00h	H/W Reset	00h_00h
Status	Default Value																		
Power On Sequence	00h_00h																		
S/W Reset	00h_00h																		
H/W Reset	00h_00h																		
Flow Chart		WRCABCMB CMB[7..0] New Display Luminance Value Loaded Legend Command Parameter Display Action Mode Sequential transfer																	

5.3.35. Read CABC Minimum Brightness (5Fh)

Command Page			Page 0																
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default								
5Fh	1st	R	0	0	0	0	CMB[11:8]				00h								
	2nd	R	CMB[7:0]								00h								
Description		5Fh: RDCABCMB (Read CABC Minimum Brightness). This command returns the minimum brightness value of CABC function. In principle the relationship is that 0000h value means the lowest brightness and 0FFFh value means the highest brightness. CMB[11:0] is CABC minimum brightness specified by the Write CABC minimum brightness (5Eh) command.																	
Restriction		None																	
Register Availability		<table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>										Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																		
Normal Mode On, Idle Mode Off, Sleep Out	Yes																		
Normal Mode On, Idle Mode On, Sleep Out	Yes																		
Sleep In	Yes																		
Default		<table><tr><th>Status</th><th>Default Value</th></tr><tr><td>Power On Sequence</td><td>00h_00h</td></tr><tr><td>S/W Reset</td><td>00h_00h</td></tr><tr><td>H/W Reset</td><td>00h_00h</td></tr></table>										Status	Default Value	Power On Sequence	00h_00h	S/W Reset	00h_00h	H/W Reset	00h_00h
Status	Default Value																		
Power On Sequence	00h_00h																		
S/W Reset	00h_00h																		
H/W Reset	00h_00h																		
Flow Chart		Read RDCABCMB ↓ Send Parameter Host Display Legend Command Parameter Display Action Mode Sequential transfer																	

5.3.36. Set Transition Time (68h)

Command Page			Page 0																																						
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default																														
68h	1st	W	TT_STP[7:0]									00h																													
	2nd	W	ST_TIM[7:0]									00h																													
Description	68h: SET_TT (Set Transition Time).																																								
	This command controls the total transition time of Display Dimming function.																																								
	Transition time is adjusted with two parameters, defining as follows:																																								
	1 st Parameter TT_STP [7:0] defines the number of dimming steps for transition.																																								
	<table><thead><tr><th>TT_STP [7:0]</th><th>Description</th></tr></thead><tbody><tr><td>00h</td><td>1 step</td></tr><tr><td>01h</td><td>2 step</td></tr><tr><td>02h</td><td>4 step</td></tr><tr><td>03h</td><td>8 step</td></tr><tr><td>04h</td><td>16 step</td></tr><tr><td>05h</td><td>32 step</td></tr><tr><td>06h</td><td>64 step</td></tr><tr><td>07h</td><td>128 step</td></tr><tr><td>08h</td><td>256 step</td></tr><tr><td>09h</td><td>512 step</td></tr><tr><td>0Ah</td><td>1024 step</td></tr><tr><td>0Bh</td><td>2048 step</td></tr><tr><td>0Ch</td><td>4096 step</td></tr><tr><td>Others</td><td>Reserved</td></tr></tbody></table>											TT_STP [7:0]	Description	00h	1 step	01h	2 step	02h	4 step	03h	8 step	04h	16 step	05h	32 step	06h	64 step	07h	128 step	08h	256 step	09h	512 step	0Ah	1024 step	0Bh	2048 step	0Ch	4096 step	Others	Reserved
	TT_STP [7:0]	Description																																							
	00h	1 step																																							
	01h	2 step																																							
	02h	4 step																																							
	03h	8 step																																							
04h	16 step																																								
05h	32 step																																								
06h	64 step																																								
07h	128 step																																								
08h	256 step																																								
09h	512 step																																								
0Ah	1024 step																																								
0Bh	2048 step																																								
0Ch	4096 step																																								
Others	Reserved																																								
2 nd Parameter ST_TIM [7:0] defines the step time as frame units for each dimming step.																																									
<table><thead><tr><th>ST_TIM [7:0]</th><th>Description</th></tr></thead><tbody><tr><td>00h</td><td>1 frame</td></tr><tr><td>01h</td><td>1 frame</td></tr><tr><td>02h</td><td>2 frame</td></tr><tr><td>03h</td><td>3 frame</td></tr><tr><td>04h</td><td>4 frame</td></tr><tr><td>05h</td><td>5 frame</td></tr><tr><td>:</td><td>:</td></tr><tr><td>:</td><td>:</td></tr><tr><td>FBh</td><td>251 frame</td></tr><tr><td>FCh</td><td>252 frame</td></tr><tr><td>FDh</td><td>253 frame</td></tr><tr><td>FEh</td><td>254 frame</td></tr><tr><td>FFh</td><td>255 frame</td></tr></tbody></table>											ST_TIM [7:0]	Description	00h	1 frame	01h	1 frame	02h	2 frame	03h	3 frame	04h	4 frame	05h	5 frame	:	:	:	:	FBh	251 frame	FCh	252 frame	FDh	253 frame	FEh	254 frame	FFh	255 frame			
ST_TIM [7:0]	Description																																								
00h	1 frame																																								
01h	1 frame																																								
02h	2 frame																																								
03h	3 frame																																								
04h	4 frame																																								
05h	5 frame																																								
:	:																																								
:	:																																								
FBh	251 frame																																								
FCh	252 frame																																								
FDh	253 frame																																								
FEh	254 frame																																								
FFh	255 frame																																								
Thereby, total transition time for dimming can be calculated as follows:																																									
TT_STP [7:0] * ST_TIM [7:0] = TT, where TT unit is frame. Value 0000h means the transition is instant																																									
Restriction		None																																							
Register Availability		<table><thead><tr><th>Status</th><th>Availability</th></tr></thead><tbody><tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></tbody></table>										Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes																						
Status	Availability																																								
Normal Mode On, Idle Mode Off, Sleep Out	Yes																																								
Normal Mode On, Idle Mode On, Sleep Out	Yes																																								
Sleep In	Yes																																								

Default	<table border="1"> <thead> <tr> <th>Status</th><th>Default Value</th></tr> </thead> <tbody> <tr> <td>Power On Sequence</td><td>00h 00h</td></tr> <tr> <td>S/W Reset</td><td>00h 00h</td></tr> <tr> <td>H/W Reset</td><td>00h 00h</td></tr> </tbody> </table>	Status	Default Value	Power On Sequence	00h 00h	S/W Reset	00h 00h	H/W Reset	00h 00h
Status	Default Value								
Power On Sequence	00h 00h								
S/W Reset	00h 00h								
H/W Reset	00h 00h								
Flow Chart	<pre> graph TD A[SET TT] --> B[/TT_STP/] B --> C[/ST_TIM/] C --> D{{New TT setting loaded}} </pre> Legend - Command - Parameter - Display - Action - Mode - Sequential transfer								

5.3.37. Get Transition Time (69h)


Command Page			Page 0																																																																		
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default																																																										
69h	1st	R	TT_STP[7:0]								00h																																																										
	2nd	R	ST_TIM[7:0]								00h																																																										
Description	69h: GET_TT (Get Transition Time Value). This readout returns the Transition Time value of Display Dimming function, described in section “5.3.36Set Transition Time (68h)”. Transition time is adjusted with two parameters, defining as follows: 1st Parameter TT_STP [7:0] defines the number of dimming steps for transition. <table><thead><tr><th>TT_STP [7:0]</th><th>Description</th></tr></thead><tbody><tr><td>00h</td><td>1 step</td></tr><tr><td>01h</td><td>2 step</td></tr><tr><td>02h</td><td>4 step</td></tr><tr><td>03h</td><td>8 step</td></tr><tr><td>04h</td><td>16 step</td></tr><tr><td>05h</td><td>32 step</td></tr><tr><td>06h</td><td>64 step</td></tr><tr><td>07h</td><td>128 step</td></tr><tr><td>08h</td><td>256 step</td></tr><tr><td>09h</td><td>512 step</td></tr><tr><td>0Ah</td><td>1024 step</td></tr><tr><td>0Bh</td><td>2048 step</td></tr><tr><td>0Ch</td><td>4096 step</td></tr><tr><td>Others</td><td>Reserved</td></tr></tbody></table> 2nd Parameter ST_TIM [7:0] defines the step time as frame units for each dimming step. <table><thead><tr><th>ST_TIM [7:0]</th><th>Description</th></tr></thead><tbody><tr><td>00h</td><td>1 frame</td></tr><tr><td>01h</td><td>1 frame</td></tr><tr><td>02h</td><td>2 frame</td></tr><tr><td>03h</td><td>3 frame</td></tr><tr><td>04h</td><td>4 frame</td></tr><tr><td>05h</td><td>5 frame</td></tr><tr><td>:</td><td>:</td></tr><tr><td>:</td><td>:</td></tr><tr><td>FBh</td><td>251 frame</td></tr><tr><td>FCh</td><td>252 frame</td></tr><tr><td>FDh</td><td>253 frame</td></tr><tr><td>FEh</td><td>254 frame</td></tr><tr><td>FFh</td><td>255 frame</td></tr></tbody></table>											TT_STP [7:0]	Description	00h	1 step	01h	2 step	02h	4 step	03h	8 step	04h	16 step	05h	32 step	06h	64 step	07h	128 step	08h	256 step	09h	512 step	0Ah	1024 step	0Bh	2048 step	0Ch	4096 step	Others	Reserved	ST_TIM [7:0]	Description	00h	1 frame	01h	1 frame	02h	2 frame	03h	3 frame	04h	4 frame	05h	5 frame	:	:	:	:	FBh	251 frame	FCh	252 frame	FDh	253 frame	FEh	254 frame	FFh	255 frame
	TT_STP [7:0]	Description																																																																			
	00h	1 step																																																																			
	01h	2 step																																																																			
	02h	4 step																																																																			
	03h	8 step																																																																			
	04h	16 step																																																																			
	05h	32 step																																																																			
	06h	64 step																																																																			
	07h	128 step																																																																			
	08h	256 step																																																																			
	09h	512 step																																																																			
	0Ah	1024 step																																																																			
	0Bh	2048 step																																																																			
	0Ch	4096 step																																																																			
Others	Reserved																																																																				
ST_TIM [7:0]	Description																																																																				
00h	1 frame																																																																				
01h	1 frame																																																																				
02h	2 frame																																																																				
03h	3 frame																																																																				
04h	4 frame																																																																				
05h	5 frame																																																																				
:	:																																																																				
:	:																																																																				
FBh	251 frame																																																																				
FCh	252 frame																																																																				
FDh	253 frame																																																																				
FEh	254 frame																																																																				
FFh	255 frame																																																																				
Restriction	None																																																																				
Register Availability	<table><thead><tr><th>Status</th><th>Availability</th></tr></thead><tbody><tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></tbody></table>											Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes																																																		
Status	Availability																																																																				
Normal Mode On, Idle Mode Off, Sleep Out	Yes																																																																				
Normal Mode On, Idle Mode On, Sleep Out	Yes																																																																				
Sleep In	Yes																																																																				

Default	<table border="1"> <thead> <tr> <th>Status</th><th>Default Value</th></tr> </thead> <tbody> <tr> <td>Power On Sequence</td><td>00h 00h</td></tr> <tr> <td>S/W Reset</td><td>00h 00h</td></tr> <tr> <td>H/W Reset</td><td>00h 00h</td></tr> </tbody> </table>	Status	Default Value	Power On Sequence	00h 00h	S/W Reset	00h 00h	H/W Reset	00h 00h
Status	Default Value								
Power On Sequence	00h 00h								
S/W Reset	00h 00h								
H/W Reset	00h 00h								
Flow Chart	<pre> graph TD A[Read GET_TT] --> B[/Send 1st Parameter/] B --> C[/Send 2nd Parameter/] subgraph Host_Display_Separation [Host Display] B C end </pre> Legend - Command - Parameter - Display - Action - Mode - Sequential transfer								

5.3.38. Read DDB Start (A1h)

Command Page			Page 0																
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default								
A1h	1st	R	SID[7:0]								0000h								
	2nd	R	SID[15:8]																
	3rd	R	MRID[7:0]								0000h								
	4th	R	MRID[15:8]																
	5th	R	SID2[7:0]								0000h								
	6th	R	SID2[15:8]																
	7th	R	1	1	1	1	1	1	1	1	FFh								
Description		A1h: RDDDBS (Read DDB Start). This command reads the supplier identification and display module mode/revision information. <i>Note: This information is not the same as which “Read ID1 (DAh)”, “Read ID2 (DBh)” and “Read ID3 (DCh)” commands return.</i> Parameter 1: SID[7:0] LCD module’s manufacturer ID. Parameter 2: SID[15:8] LCD module/driver version ID. Parameter 3: MRID[7:0] LCD module/driver ID. Parameter 4: MRID[15:8] IC version code. Parameter 5: SID2[7:0] Parameter 6: SID2[15:8] Parameter 7: FFh - Exit code – there is no more data in the Descriptor Block This read sequence can be interrupted by any command and it can be continued by the Read DDB Continue (A8h) command. For example, RDDDBS => 1st parameter has been sent => 2nd parameter has been sent => interrupt => RDDDBC => 3rd parameter of the RDDDBS has been sent. <i>Note: Maximum DDB data length is 4 bytes with OTP program.</i>																	
Restriction		None																	
Register Availability		<table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>										Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																		
Normal Mode On, Idle Mode Off, Sleep Out	Yes																		
Normal Mode On, Idle Mode On, Sleep Out	Yes																		
Sleep In	Yes																		
Default		<table><tr><th>Status</th><th>Default Value</th></tr><tr><td>Power On Sequence</td><td>00h 00h 00h 00h 00h 00h FFh</td></tr><tr><td>S/W Reset</td><td>00h 00h 00h 00h 00h 00h FFh</td></tr><tr><td>H/W Reset</td><td>00h 00h 00h 00h 00h 00h FFh</td></tr></table>										Status	Default Value	Power On Sequence	00h 00h 00h 00h 00h 00h FFh	S/W Reset	00h 00h 00h 00h 00h 00h FFh	H/W Reset	00h 00h 00h 00h 00h 00h FFh
Status	Default Value																		
Power On Sequence	00h 00h 00h 00h 00h 00h FFh																		
S/W Reset	00h 00h 00h 00h 00h 00h FFh																		
H/W Reset	00h 00h 00h 00h 00h 00h FFh																		

Flow Chart



5.3.39. Read DDB Continue (A8h)

Command Page			Page 0																
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default								
A8h	1st	R	D1[7:0]								00h								
	2nd	R	D2[7:0]								00h								
	:	R	:								00h								
	Nth	R	Dn[7:0]								00h								
Description		A8h: RDDDBC (Read DDB Continue). This command is used to read the supplier's identification and revision information from the point where RDDDBS (A1h) was interrupted by another command																	
Restriction		None																	
Register Availability		<table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>										Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																		
Normal Mode On, Idle Mode Off, Sleep Out	Yes																		
Normal Mode On, Idle Mode On, Sleep Out	Yes																		
Sleep In	Yes																		
Default		<table><tr><th>Status</th><th>Default Value</th></tr><tr><td>Power On Sequence</td><td>00h</td></tr><tr><td>S/W Reset</td><td>00h</td></tr><tr><td>H/W Reset</td><td>00h</td></tr></table>										Status	Default Value	Power On Sequence	00h	S/W Reset	00h	H/W Reset	00h
Status	Default Value																		
Power On Sequence	00h																		
S/W Reset	00h																		
H/W Reset	00h																		
Flow Chart		RDDDBC ↓ RDDDBS Data D1[7:0], D2[7:0], ..., Dn[7:0] Host Display Legend Command Parameter Display Action Mode Sequential transfer																	

5.3.40. Read First Checksum (AAh)

Command Page			Page 0																
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default								
AAh	1st	R	FCS[7:0]									00h							
Description		AAh: RDFCS (Read First Checksum). This command returns the first checksum what has been calculated from Page 0 area registers after the write access to those registers has been done.																	
Restriction		It will be necessary to wait 150ms after there is the last write access on Page 0 area registers before there can read this checksum value.																	
Register Availability		<table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>										Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																		
Normal Mode On, Idle Mode Off, Sleep Out	Yes																		
Normal Mode On, Idle Mode On, Sleep Out	Yes																		
Sleep In	Yes																		
Default		<table><tr><th>Status</th><th>Default Value</th></tr><tr><td>Power On Sequence</td><td>00h</td></tr><tr><td>S/W Reset</td><td>00h</td></tr><tr><td>H/W Reset</td><td>00h</td></tr></table>										Status	Default Value	Power On Sequence	00h	S/W Reset	00h	H/W Reset	00h
Status	Default Value																		
Power On Sequence	00h																		
S/W Reset	00h																		
H/W Reset	00h																		
Flow Chart		RDFCS ↓ Send FCS[7:0] Host Display Legend Command Parameter Display Action Mode Sequential transfer																	

5.3.41. Read Continue Checksum (AFh)

Command Page			Page 0																
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default								
AFh	1st	R	CCS[7:0]									00h							
Description		AFh: RDCCS (Read Continue Checksum). This command returns the continue checksum what has been calculated continuously after the first checksum has calculated from Page 0 area registers after the write access to those registers has been done.																	
Restriction		It will be necessary to wait 300ms after there is the last write access on Page 0 area registers before there can read this checksum value in the first time.																	
Register Availability		<table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>										Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																		
Normal Mode On, Idle Mode Off, Sleep Out	Yes																		
Normal Mode On, Idle Mode On, Sleep Out	Yes																		
Sleep In	Yes																		
Default		<table><tr><th>Status</th><th>Default Value</th></tr><tr><td>Power On Sequence</td><td>00h</td></tr><tr><td>S/W Reset</td><td>00h</td></tr><tr><td>H/W Reset</td><td>00h</td></tr></table>										Status	Default Value	Power On Sequence	00h	S/W Reset	00h	H/W Reset	00h
Status	Default Value																		
Power On Sequence	00h																		
S/W Reset	00h																		
H/W Reset	00h																		
Flow Chart		RDCCS ↓ Send CCS[7:0] Host Display Legend Command Parameter Display Action Mode Sequential transfer																	

5.3.42. Read ID1 (DAh)

Command Page			Page 0																
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default								
DAh	1st	R	ID1[7:0]									00h							
Description		Dah: RDID1 (Read ID1). This read byte identifies the display module's manufacturer. The ID1[7:0] is programmed by the OTP function.																	
Restriction		None																	
Register Availability		<table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>										Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																		
Normal Mode On, Idle Mode Off, Sleep Out	Yes																		
Normal Mode On, Idle Mode On, Sleep Out	Yes																		
Sleep In	Yes																		
Default		<table><tr><th>Status</th><th>Default Value</th></tr><tr><td>Power On Sequence</td><td>00h</td></tr><tr><td>S/W Reset</td><td>00h</td></tr><tr><td>H/W Reset</td><td>00h</td></tr></table>										Status	Default Value	Power On Sequence	00h	S/W Reset	00h	H/W Reset	00h
Status	Default Value																		
Power On Sequence	00h																		
S/W Reset	00h																		
H/W Reset	00h																		
Flow Chart		Read ID1 ↓ Send Parameter Host Display Legend Command Parameter Display Action Mode Sequential transfer																	

5.3.43. Read ID2 (DBh)

Command Page			Page 0																
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default								
DBh	1st	R	ID2[7:0]									00h							
Description		DBh: RDID2 (Read ID2). This read byte is used to track the display module/driver version. It is defined by display supplier (with User's agreement) and changes each time a revision is made to the display, material or construction specifications. The ID2[7:0] is programmed by the OTP function.																	
Restriction		None																	
Register Availability		<table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>										Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																		
Normal Mode On, Idle Mode Off, Sleep Out	Yes																		
Normal Mode On, Idle Mode On, Sleep Out	Yes																		
Sleep In	Yes																		
Default		<table><tr><th>Status</th><th>Default Value</th></tr><tr><td>Power On Sequence</td><td>00h</td></tr><tr><td>S/W Reset</td><td>00h</td></tr><tr><td>H/W Reset</td><td>00h</td></tr></table>										Status	Default Value	Power On Sequence	00h	S/W Reset	00h	H/W Reset	00h
Status	Default Value																		
Power On Sequence	00h																		
S/W Reset	00h																		
H/W Reset	00h																		
Flow Chart		Read ID2 ↓ Send Parameter Host ----- Display Legend Command Parameter Display Action Mode Sequential transfer																	

5.3.44. Read ID3 (DCh)

Command Page			Page 0																
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default								
DCh	1st	R	ID3[7:0]									00h							
Description		DCh: RDID3 (Read ID3). This read byte identifies the display module/driver. The ID3[7:0] is programmed by the OTP function.																	
Restriction		None																	
Register Availability		<table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>										Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																		
Normal Mode On, Idle Mode Off, Sleep Out	Yes																		
Normal Mode On, Idle Mode On, Sleep Out	Yes																		
Sleep In	Yes																		
Default		<table><tr><th>Status</th><th>Default Value</th></tr><tr><td>Power On Sequence</td><td>00h</td></tr><tr><td>S/W Reset</td><td>00h</td></tr><tr><td>H/W Reset</td><td>00h</td></tr></table>										Status	Default Value	Power On Sequence	00h	S/W Reset	00h	H/W Reset	00h
Status	Default Value																		
Power On Sequence	00h																		
S/W Reset	00h																		
H/W Reset	00h																		
Flow Chart		Read ID3 ↓ Send Parameter Host Display Legend Command Parameter Display Action Mode Sequential transfer																	

5.3.45. EXTC Command Set Enable Register (FFh)

Command Page			Page 0								
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default
FFh	1st	W	1	0	0	1	1	0	0	0	98h
	2nd	W	1	0	0	0	0	0	0	1	81h
	3rd	W	PAGE[7:0]								
Description		PAGE[7:0]: Set the command page.									
		PAGE[7:0]		Command Page							
		00h		Page 0							
		01h		Page 1							
		02h		Page 2							
		03h		Page 3							
		04h		Page 4							
		05h		Page 5							
		06h		Page 6							
		07h		Page 7							
		08h		Page 8							
		09h		Page 9							
		0Ah		Page 10							
		Others		Reserved							
		Set the register, 1 st Parameter = 98h, 2 nd Parameter = 81h, 3 rd Parameter = Page value to enable “Page command set” available									
See section “5.1 Command Flow”.											
Restriction		None									
Register Availability											
		Status						Availability			
		Normal Mode On, Idle Mode Off, Sleep Out						Yes			
		Normal Mode On, Idle Mode On, Sleep Out						Yes			
Default		Sleep In						Yes			
		Status						Default Value			
		Power On Sequence						00h			
		S/W Reset						00h			
		H/W Reset						00h			

5.4. Page 1 Command Description

5.4.1. Read ID4 (00h~02h)

Command Page			Page 1																
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default								
00h	1st	R	ID4[23:16]								98h								
01h	1st	R	ID4[15:8]								81h								
02h	1st	R	ID4[7:0]								5Ch								
Description		ID4[23:0] : mean the IC model name.																	
Restriction		None																	
Register Availability		<table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>										Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
												Status	Availability						
												Normal Mode On, Idle Mode Off, Sleep Out	Yes						
												Normal Mode On, Idle Mode On, Sleep Out	Yes						
Sleep In	Yes																		
Default		<table><tr><th>Status</th><th>Default Value</th></tr><tr><td>Power On Sequence</td><td>98h 81h 5Ch</td></tr><tr><td>S/W Reset</td><td>98h 81h 5Ch</td></tr><tr><td>H/W Reset</td><td>98h 81h 5Ch</td></tr></table>										Status	Default Value	Power On Sequence	98h 81h 5Ch	S/W Reset	98h 81h 5Ch	H/W Reset	98h 81h 5Ch
												Status	Default Value						
												Power On Sequence	98h 81h 5Ch						
												S/W Reset	98h 81h 5Ch						
H/W Reset	98h 81h 5Ch																		

5.4.2. Set Panel Operation Mode and Data Complement Setting (22h)

Command Page			Page 1																																															
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default																																							
22h	1st	W/R	0	0	EPF[1:0]		BGR_PA NEL	REV_PA NEL	SS_PAN EL	GS_PAN EL	30h																																							
Description	This command defines the panel operation mode EPF[1:0]: Set the data format from 16/18-bit (R,G,B) to 24-bit (r, g, b) that is mapping into the internal circuit. See section “4.2.2 16/18-bit Color Data Mapping to 24-bit Pixel Data Operation” for detail description. BGR_PANEL: <table><tr><th>Symbol</th><th>Name</th><th>Description</th></tr><tr><td>BGR_PANEL</td><td>Panel RGB-BGR Order</td><td>Color selector switch control (0=RGB color filter panel, 1=BGR color filter panel)</td></tr></table> REV_PANEL: Normally white or normally black panel select. <table><tr><th>REV_PANEL</th><th>Panel</th><th>Data</th><th>Color</th><th>Source</th></tr><tr><td rowspan="2">0</td><td rowspan="2">Normally black</td><td>0x00</td><td>Black</td><td>Smallest gamma voltage</td></tr><tr><td>0xFF</td><td>White</td><td>Largest gamma voltage</td></tr><tr><td rowspan="2">1</td><td rowspan="2">normally white</td><td>0x00</td><td>Black</td><td>Largest gamma voltage</td></tr><tr><td>0xFF</td><td>White</td><td>Smallest gamma voltage</td></tr></table> SS_PANEL: Select the shift direction of outputs from the source driver. <table><tr><th>SS_PANEL</th><th>Source Output Scan Direction</th></tr><tr><td>0</td><td>Forward</td></tr><tr><td>1</td><td>Backward</td></tr></table> GS_PANEL: Select the shift direction of outputs from the gate driver. <table><tr><th>GS_PANEL</th><th>Gate Output Scan Direction</th></tr><tr><td>0</td><td>Top → Bottom</td></tr><tr><td>1</td><td>Bottom → Top</td></tr></table>											Symbol	Name	Description	BGR_PANEL	Panel RGB-BGR Order	Color selector switch control (0=RGB color filter panel, 1=BGR color filter panel)	REV_PANEL	Panel	Data	Color	Source	0	Normally black	0x00	Black	Smallest gamma voltage	0xFF	White	Largest gamma voltage	1	normally white	0x00	Black	Largest gamma voltage	0xFF	White	Smallest gamma voltage	SS_PANEL	Source Output Scan Direction	0	Forward	1	Backward	GS_PANEL	Gate Output Scan Direction	0	Top → Bottom	1	Bottom → Top
	Symbol	Name	Description																																															
	BGR_PANEL	Panel RGB-BGR Order	Color selector switch control (0=RGB color filter panel, 1=BGR color filter panel)																																															
	REV_PANEL	Panel	Data	Color	Source																																													
	0	Normally black	0x00	Black	Smallest gamma voltage																																													
			0xFF	White	Largest gamma voltage																																													
	1	normally white	0x00	Black	Largest gamma voltage																																													
			0xFF	White	Smallest gamma voltage																																													
	SS_PANEL	Source Output Scan Direction																																																
	0	Forward																																																
1	Backward																																																	
GS_PANEL	Gate Output Scan Direction																																																	
0	Top → Bottom																																																	
1	Bottom → Top																																																	
Restriction	None																																																	
Register Availability	<table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>											Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes																															
Status	Availability																																																	
Normal Mode On, Idle Mode Off, Sleep Out	Yes																																																	
Normal Mode On, Idle Mode On, Sleep Out	Yes																																																	
Sleep In	Yes																																																	
Default	<table><tr><th>Status</th><th>Default Value (Before OTP program)</th></tr><tr><td>Power On Sequence</td><td>30h</td></tr><tr><td>S/W Reset</td><td>30h</td></tr><tr><td>H/W Reset</td><td>30h</td></tr></table>											Status	Default Value (Before OTP program)	Power On Sequence	30h	S/W Reset	30h	H/W Reset	30h																															
Status	Default Value (Before OTP program)																																																	
Power On Sequence	30h																																																	
S/W Reset	30h																																																	
H/W Reset	30h																																																	

5.4.3. Blanking Porch Control (25h~26h)

Command Page			Page 1																																																
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default																																								
25h	1st	W/R	VFP[7:0]									14h																																							
26h	1st	W/R	VBP[7:0]									14h																																							
Description		VFP[7:0] / VBP[7:0]: The VFP[7:0] and VBP[7:0] bits specify the line number of vertical front and back porch period respectively in the non-Video Mode.																																																	
		VFP[7:0] VBP[7:0]		Number of HSYNC of front/back porch (Dec.)																																															
		00000000		Setting prohibited																																															
		00000001		Setting prohibited																																															
		00000010		2																																															
		00000011		3																																															
		:		:																																															
		00001110		14 (VFP[7:0] /VBP[7:0] default)																																															
		:		:																																															
		11111101		253																																															
		11111110		254																																															
		11111111		255																																															
Restriction		None																																																	
Register Availability		<table><tr><th colspan="5">Status</th><th colspan="5">Availability</th></tr><tr><td colspan="5">Normal Mode On, Idle Mode Off, Sleep Out</td><td colspan="5">Yes</td></tr><tr><td colspan="5">Normal Mode On, Idle Mode On, Sleep Out</td><td colspan="5">Yes</td></tr><tr><td colspan="5">Sleep In</td><td colspan="5">Yes</td></tr></table>										Status					Availability					Normal Mode On, Idle Mode Off, Sleep Out					Yes					Normal Mode On, Idle Mode On, Sleep Out					Yes					Sleep In					Yes				
		Status					Availability																																												
		Normal Mode On, Idle Mode Off, Sleep Out					Yes																																												
		Normal Mode On, Idle Mode On, Sleep Out					Yes																																												
Sleep In					Yes																																														
Default		<table><tr><th colspan="5">Status</th><th colspan="5">Default Value</th></tr><tr><td colspan="5">Power On Sequence</td><td colspan="5">14h 14h</td></tr><tr><td colspan="5">S/W Reset</td><td colspan="5">14h 14h</td></tr><tr><td colspan="5">H/W Reset</td><td colspan="5">14h 14h</td></tr></table>										Status					Default Value					Power On Sequence					14h 14h					S/W Reset					14h 14h					H/W Reset					14h 14h				
		Status					Default Value																																												
		Power On Sequence					14h 14h																																												
		S/W Reset					14h 14h																																												
H/W Reset					14h 14h																																														

5.4.4. Touch Synchronization Control (29h)

Command Page			Page 1																
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default								
29h	1st	W/R	0	0	0	0	0	0	0	TOUCH_VHSYNC	00h								
Description		TOUCH_VHSYNC: Enable VSOUT / HSOUT signal output.																	
Restriction		None																	
Register Availability		<table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>										Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																		
Normal Mode On, Idle Mode Off, Sleep Out	Yes																		
Normal Mode On, Idle Mode On, Sleep Out	Yes																		
Sleep In	Yes																		
Default		<table><tr><th>Status</th><th>Default Value</th></tr><tr><td>Power On Sequence</td><td>00h</td></tr><tr><td>S/W Reset</td><td>00h</td></tr><tr><td>H/W Reset</td><td>00h</td></tr></table>										Status	Default Value	Power On Sequence	00h	S/W Reset	00h	H/W Reset	00h
Status	Default Value																		
Power On Sequence	00h																		
S/W Reset	00h																		
H/W Reset	00h																		

5.4.5. Gate Number (2Eh)

Command Page			Page 1																												
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default																				
2Eh	1st	W/R	NL[7:0]								C8h																				
Description	NL[7:0]: Set the number of lines.																														
	<table><tr><th>NL[7:0]</th><th>NL Output</th></tr><tr><td>00h</td><td>0</td></tr><tr><td>01h</td><td>1</td></tr><tr><td>02h</td><td>2</td></tr><tr><td>03h</td><td>3</td></tr><tr><td>:</td><td>:</td></tr><tr><td>FCh</td><td>252</td></tr><tr><td>FDh</td><td>253</td></tr><tr><td>FEh</td><td>254</td></tr><tr><td>FFh</td><td>255</td></tr></table>											NL[7:0]	NL Output	00h	0	01h	1	02h	2	03h	3	:	:	FCh	252	FDh	253	FEh	254	FFh	255
	NL[7:0]	NL Output																													
	00h	0																													
	01h	1																													
	02h	2																													
	03h	3																													
	:	:																													
	FCh	252																													
	FDh	253																													
FEh	254																														
FFh	255																														
Restriction	None																														
Register Availability	<table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>											Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes												
	Status	Availability																													
Normal Mode On, Idle Mode Off, Sleep Out	Yes																														
Normal Mode On, Idle Mode On, Sleep Out	Yes																														
Sleep In	Yes																														
Default	<table><tr><th>Status</th><th>Default Value</th></tr><tr><td>Power On Sequence</td><td>C8h</td></tr><tr><td>S/W Reset</td><td>C8h</td></tr><tr><td>H/W Reset</td><td>C8h</td></tr></table>											Status	Default Value	Power On Sequence	C8h	S/W Reset	C8h	H/W Reset	C8h												
Status	Default Value																														
Power On Sequence	C8h																														
S/W Reset	C8h																														
H/W Reset	C8h																														

5.4.6. Gate Number (2Fh)

Command Page			Page 1																							
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default															
2Fh	1st	W/R	Add_1024	0	0	0	0	0	0	Add_two	00h															
Description	Set the gate line number of LCD follow below formula.																									
	Add_1024: The line number add 1024																									
	Add_two: The line number add two																									
	<table><tr><th>Add_1024</th><th>Add_two</th><th>The Gate Line Number of the LCD</th></tr><tr><td>0</td><td>0</td><td>4NL+480</td></tr><tr><td>0</td><td>1</td><td>4NL+480+2</td></tr><tr><td>1</td><td>0</td><td>4NL+480+1024</td></tr><tr><td>1</td><td>1</td><td>4NL+480+1024+2</td></tr></table>											Add_1024	Add_two	The Gate Line Number of the LCD	0	0	4NL+480	0	1	4NL+480+2	1	0	4NL+480+1024	1	1	4NL+480+1024+2
	Add_1024	Add_two	The Gate Line Number of the LCD																							
	0	0	4NL+480																							
	0	1	4NL+480+2																							
	1	0	4NL+480+1024																							
	1	1	4NL+480+1024+2																							
	Example:																									
1,) NL set to "C8h", Add_1024 set to "0h" & Add_two set to "0h" then, The Line Number for the LCD is $1280 \div (4 \times 200 + 480 = 1280)$																										
2,) NL set to "F0h", Add_1024 set to "0h" & Add_two set to "0h" then, The Line Number for the LCD is $1440 \div (4 \times 240 + 480 = 1440)$																										
3,) NL set to "04h", Add_1024 set to "1h" & Add_two set to "0h" then, The Line Number for the LCD is $1520 \div (4 \times 4 + 480 + 1024 = 1520)$																										
4,) NL set to "0Eh", Add_1024 set to "1h" & Add_two set to "0h" then, The Line Number for the LCD is $1560 \div (4 \times 14 + 480 + 1024 = 1560)$																										
5,) The Maximum of Gate Line is 1600, NL set to "18h", Add_1024 set to "1h" & Add_two set to "0h" then, The Line Number for the LCD is $1600 \div (4 \times 24 + 480 + 1024 = 1600)$																										
Restriction	None																									
Register Availability	<table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>											Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes							
Status	Availability																									
Normal Mode On, Idle Mode Off, Sleep Out	Yes																									
Normal Mode On, Idle Mode On, Sleep Out	Yes																									
Sleep In	Yes																									
Default	<table><tr><th>Status</th><th>Default Value</th></tr><tr><td>Power On Sequence</td><td>00h</td></tr><tr><td>S/W Reset</td><td>No change</td></tr><tr><td>H/W Reset</td><td>00h</td></tr></table>											Status	Default Value	Power On Sequence	00h	S/W Reset	No change	H/W Reset	00h							
Status	Default Value																									
Power On Sequence	00h																									
S/W Reset	No change																									
H/W Reset	00h																									

Display Inversion Control (31h)

Command Page			Page 1																																																								
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default																																																
31h	1st	W/R	0	0	0	0	DINV[3:0]				00h																																																
Description	DINV[3:0]: Set Inversion mode																																																										
	<table><thead><tr><th>DINV[3:0]</th><th>Inversion</th></tr></thead><tbody><tr><td>0h</td><td>Column inversion</td></tr><tr><td>1h</td><td>1-dot inversion</td></tr><tr><td>2h</td><td>2-dot inversion</td></tr><tr><td>3h</td><td>3-dot inversion</td></tr><tr><td>4h</td><td>4-dot inversion</td></tr><tr><td>5h</td><td>N/4-dot inversion^{Note}</td></tr><tr><td>6h</td><td>N/8-dot inversion^{Note}</td></tr><tr><td>7h</td><td>N/16-dot inversion^{Note}</td></tr><tr><td>8h</td><td>N/32-dot inversion^{Note}</td></tr><tr><td>9h</td><td>Zig-Zag inversion Type 1</td></tr><tr><td>Ah</td><td>Zig-Zag inversion Type 2</td></tr><tr><td>Bh</td><td>Zig-Zag inversion Type 3</td></tr><tr><td>Ch</td><td>Zig-Zag inversion Type 4</td></tr><tr><td>Others</td><td>Reserved</td></tr></tbody></table> <i>Note : N=The line number of the LCD (setting by NL[7:0])</i>											DINV[3:0]	Inversion	0h	Column inversion	1h	1-dot inversion	2h	2-dot inversion	3h	3-dot inversion	4h	4-dot inversion	5h	N/4-dot inversion ^{Note}	6h	N/8-dot inversion ^{Note}	7h	N/16-dot inversion ^{Note}	8h	N/32-dot inversion ^{Note}	9h	Zig-Zag inversion Type 1	Ah	Zig-Zag inversion Type 2	Bh	Zig-Zag inversion Type 3	Ch	Zig-Zag inversion Type 4	Others	Reserved																		
	DINV[3:0]	Inversion																																																									
	0h	Column inversion																																																									
	1h	1-dot inversion																																																									
	2h	2-dot inversion																																																									
	3h	3-dot inversion																																																									
	4h	4-dot inversion																																																									
	5h	N/4-dot inversion ^{Note}																																																									
	6h	N/8-dot inversion ^{Note}																																																									
	7h	N/16-dot inversion ^{Note}																																																									
	8h	N/32-dot inversion ^{Note}																																																									
	9h	Zig-Zag inversion Type 1																																																									
	Ah	Zig-Zag inversion Type 2																																																									
	Bh	Zig-Zag inversion Type 3																																																									
	Ch	Zig-Zag inversion Type 4																																																									
	Others	Reserved																																																									
	Column Inversion																																																										
	1st frame 2nd frame																																																										
	<table><tbody><tr><td>1 line</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td></tr><tr><td>2 line</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td></tr><tr><td>3 line</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td></tr><tr><td>4 line</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td></tr></tbody></table>												1 line	+	-	+	-	+	-	-	+	-	+	-	2 line	+	-	+	-	+	-	-	+	-	+	-	3 line	+	-	+	-	+	-	-	+	-	+	-	4 line	+	-	+	-	+	-	-	+	-	+
1 line	+	-	+	-	+	-	-	+	-	+	-																																																
2 line	+	-	+	-	+	-	-	+	-	+	-																																																
3 line	+	-	+	-	+	-	-	+	-	+	-																																																
4 line	+	-	+	-	+	-	-	+	-	+	-																																																
1-Dot Inversion																																																											
1st frame 2nd frame																																																											
<table><tbody><tr><td>1 line</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td></tr><tr><td>2 line</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td></tr><tr><td>3 line</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td></tr><tr><td>4 line</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td></tr></tbody></table>												1 line	+	-	+	-	+	-	-	+	-	+	-	2 line	-	+	-	+	-	+	-	+	-	+	-	3 line	+	-	+	-	+	-	-	+	-	+	-	4 line	-	+	-	+	-	+	-	+	-	+	-
1 line	+	-	+	-	+	-	-	+	-	+	-																																																
2 line	-	+	-	+	-	+	-	+	-	+	-																																																
3 line	+	-	+	-	+	-	-	+	-	+	-																																																
4 line	-	+	-	+	-	+	-	+	-	+	-																																																
2-Dot Inversion																																																											
1st frame 2nd frame																																																											
<table><tbody><tr><td>1 line</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td></tr><tr><td>2 line</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td></tr><tr><td>3 line</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td></tr><tr><td>4 line</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td><td>+</td><td>-</td></tr></tbody></table>												1 line	+	-	+	-	+	-	-	+	-	+	-	2 line	+	-	+	-	+	-	-	+	-	+	-	3 line	-	+	-	+	-	+	-	+	-	+	-	4 line	-	+	-	+	-	+	-	+	-	+	-
1 line	+	-	+	-	+	-	-	+	-	+	-																																																
2 line	+	-	+	-	+	-	-	+	-	+	-																																																
3 line	-	+	-	+	-	+	-	+	-	+	-																																																
4 line	-	+	-	+	-	+	-	+	-	+	-																																																

	3-Dot Inversion 1st frame 1 line + - + - + - 2 line + - + - + - 3 line + - + - + - 4 line - + - + - + 5 line - + - + - + 6 line - + - + - + 2nd frame 1 line - + - + - + 2 line - + - + - + 3 line - + - + - + 4 line + - + - + - 5 line + - + - + - 6 line + - + - + - 4-Dot Inversion 1st frame 1 line + - + - + - 2 line + - + - + - 3 line + - + - + - 4 line + - + - + - 5 line - + - + - + 6 line - + - + - + 7 line - + - + - + 8 line - + - + - + 2nd frame 1 line - + - + - + 2 line - + - + - + 3 line - + - + - + 4 line - + - + - + 5 line + - + - + - 6 line + - + - + - 7 line + - + - + - 8 line + - + - + -								
Restriction	None								
Register Availability	<table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>	Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability								
Normal Mode On, Idle Mode Off, Sleep Out	Yes								
Normal Mode On, Idle Mode On, Sleep Out	Yes								
Sleep In	Yes								
Default	<table><tr><th>Status</th><th>Default Value</th></tr><tr><td>Power On Sequence</td><td>00h</td></tr><tr><td>S/W Reset</td><td>00h</td></tr><tr><td>H/W Reset</td><td>00h</td></tr></table>	Status	Default Value	Power On Sequence	00h	S/W Reset	00h	H/W Reset	00h
Status	Default Value								
Power On Sequence	00h								
S/W Reset	00h								
H/W Reset	00h								

5.4.7. Dithering Enable (34h)

Command Page			Page 1																
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default								
34h	1st	W/R	0	0	0	0	0	0	0	DITH_EN	00h								
Description		DITH_EN: 0 : dithering function disable 1 : dithering function enable																	
Restriction		None																	
Register Availability		<table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>										Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																		
Normal Mode On, Idle Mode Off, Sleep Out	Yes																		
Normal Mode On, Idle Mode On, Sleep Out	Yes																		
Sleep In	Yes																		
Default		<table><tr><th>Status</th><th>Default Value</th></tr><tr><td>Power On Sequence</td><td>00h</td></tr><tr><td>S/W Reset</td><td>00h</td></tr><tr><td>H/W Reset</td><td>00h</td></tr></table>										Status	Default Value	Power On Sequence	00h	S/W Reset	00h	H/W Reset	00h
Status	Default Value																		
Power On Sequence	00h																		
S/W Reset	00h																		
H/W Reset	00h																		

5.4.8. Pump Clock Adjustment (40h~43h)

Command Page			Page 1																									
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default																	
40h	1st	W/R	0	EXT_CPCK_SEL[1:0]		1	0	0	1	VGHL_CLK_EN	33h																	
42h	1st	W/R	0	VGHL_CLK_SELA[2:0]			0	VGHL_CLK_SELB[2:0]			44h																	
43h	1st	W/R	0	4002_RATIO_FREQA[2:0]			0	4002_RATIO_FREQB[2:0]			55h																	
Description	EXT_CPCK_SEL[1:0]: Pumping clock control signals selection to external control IC (ILI4003).Set the register before Sleep Out(R11h), when external pumping control be used.																											
	<table><tr><th>EXT_CPCK_SEL[1:0]</th><th>EXTP & EXTN Output</th></tr><tr><td>0h</td><td>Output x 1.5 waveform</td></tr><tr><td>1h</td><td>Output x 2 waveform</td></tr><tr><td>2h</td><td>Output x 3 waveform</td></tr><tr><td>3h</td><td>Output Low (power down)</td></tr></table>											EXT_CPCK_SEL[1:0]	EXTP & EXTN Output	0h	Output x 1.5 waveform	1h	Output x 2 waveform	2h	Output x 3 waveform	3h	Output Low (power down)							
	EXT_CPCK_SEL[1:0]	EXTP & EXTN Output																										
	0h	Output x 1.5 waveform																										
	1h	Output x 2 waveform																										
	2h	Output x 3 waveform																										
	3h	Output Low (power down)																										
	VGHL_CLK_EN: Enable the pumping cycle of step-up circuit of VGH and VGL.																											
	VGHL_CLK_SELA[2:0]: Selects the pumping cycle of step-up circuit of VGH and VGL in the Normal Mode.																											
	VGHL_CLK_SELB[2:0]: Selects the pumping cycle of step-up circuit of VGH and VGL in the Idle Mode.																											
4002_RATIO_FREQA[2:0]: Selects the pumping cycle of step-up circuit of external control IC (ILI4003) in the Normal Mode.																												
4002_RATIO_FREQB[2:0]: Selects the pumping cycle of step-up circuit of external control IC (ILI4003) in the Idle Mode.																												
Select the optimal step-up factor for the operating voltage. To reduce power consumption, set a smaller factor.																												
<table><tr><th>VGHL_CLK_SELA[2:0], VGHL_CLK_SELB[2:0]</th><th>Pumping cycle</th></tr><tr><td>0h</td><td>16H</td></tr><tr><td>1h</td><td>8H</td></tr><tr><td>2h</td><td>4H</td></tr><tr><td>3h</td><td>2H</td></tr><tr><td>4h</td><td>1H</td></tr><tr><td>5h</td><td>1/2H</td></tr><tr><td>Others</td><td>Reserved</td></tr></table>											VGHL_CLK_SELA[2:0], VGHL_CLK_SELB[2:0]	Pumping cycle	0h	16H	1h	8H	2h	4H	3h	2H	4h	1H	5h	1/2H	Others	Reserved		
VGHL_CLK_SELA[2:0], VGHL_CLK_SELB[2:0]	Pumping cycle																											
0h	16H																											
1h	8H																											
2h	4H																											
3h	2H																											
4h	1H																											
5h	1/2H																											
Others	Reserved																											
<table><tr><th>4002_RATIO_FREQA[2:0], 4002_RATIO_FREQB[2:0]</th><th>Pumping cycle</th></tr><tr><td>0h</td><td>16H</td></tr><tr><td>1h</td><td>8H</td></tr><tr><td>2h</td><td>4H</td></tr><tr><td>3h</td><td>2H</td></tr><tr><td>4h</td><td>1H</td></tr><tr><td>5h</td><td>1/2H</td></tr><tr><td>6h</td><td>1/4H</td></tr><tr><td>7h</td><td>1/8H</td></tr></table>											4002_RATIO_FREQA[2:0], 4002_RATIO_FREQB[2:0]	Pumping cycle	0h	16H	1h	8H	2h	4H	3h	2H	4h	1H	5h	1/2H	6h	1/4H	7h	1/8H
4002_RATIO_FREQA[2:0], 4002_RATIO_FREQB[2:0]	Pumping cycle																											
0h	16H																											
1h	8H																											
2h	4H																											
3h	2H																											
4h	1H																											
5h	1/2H																											
6h	1/4H																											
7h	1/8H																											
Restriction	None																											

Register Availability	<table border="1"> <thead> <tr> <th>Status</th><th>Availability</th></tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr> <tr> <td>Sleep In</td><td>Yes</td></tr> </tbody> </table>	Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability								
Normal Mode On, Idle Mode Off, Sleep Out	Yes								
Normal Mode On, Idle Mode On, Sleep Out	Yes								
Sleep In	Yes								
Default	<table border="1"> <thead> <tr> <th>Status</th><th>Default Value</th></tr> </thead> <tbody> <tr> <td>Power On Sequence</td><td>33h 44h 55h</td></tr> <tr> <td>S/W Reset</td><td>33h 44h 55h</td></tr> <tr> <td>H/W Reset</td><td>33h 44h 55h</td></tr> </tbody> </table>	Status	Default Value	Power On Sequence	33h 44h 55h	S/W Reset	33h 44h 55h	H/W Reset	33h 44h 55h
Status	Default Value								
Power On Sequence	33h 44h 55h								
S/W Reset	33h 44h 55h								
H/W Reset	33h 44h 55h								

5.4.9. Power Control 1 (50h~51h)

Command Page			Page 1																																																																														
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default																																																																						
50h	1st	W/R	VREG1[7:0]								95h																																																																						
51h	1st	W/R	VREG2[7:0]								95h																																																																						
Description	VREG1[7:0]: Set the VREG1OUT voltage for positive Gamma. (12mV/step)																																																																																
	<table><tr><th>VREG1[7:0]</th><th>VREG1OUT voltage (V)</th></tr><tr><td>42h</td><td>3.504</td></tr><tr><td>43h</td><td>3.516</td></tr><tr><td>44h</td><td>3.528</td></tr><tr><td>45h</td><td>3.540</td></tr><tr><td>46h</td><td>3.552</td></tr><tr><td>47h</td><td>3.564</td></tr><tr><td>:</td><td>:</td></tr><tr><td>94h</td><td>4.488</td></tr><tr><td>95h</td><td>4.500</td></tr><tr><td>96h</td><td>4.512</td></tr><tr><td>:</td><td>:</td></tr><tr><td>E8h</td><td>5.496</td></tr><tr><td>E9h</td><td>5.508</td></tr><tr><td>EAh</td><td>5.520</td></tr><tr><td>:</td><td>:</td></tr><tr><td>EFh</td><td>5.580</td></tr><tr><td>F0h</td><td>5.592</td></tr><tr><td>F1h</td><td>5.604</td></tr><tr><td>:</td><td>:</td></tr><tr><td>08h</td><td>5.628</td></tr><tr><td>09h</td><td>5.640</td></tr><tr><td>0Ah</td><td>5.652</td></tr><tr><td>:</td><td>:</td></tr><tr><td>0Dh</td><td>5.688</td></tr><tr><td>0Eh</td><td>5.700</td></tr><tr><td>0Fh</td><td>5.712</td></tr><tr><td>:</td><td>:</td></tr><tr><td>12h</td><td>5.748</td></tr><tr><td>13h</td><td>5.760</td></tr><tr><td>14h</td><td>5.772</td></tr><tr><td>15h</td><td>5.784</td></tr><tr><td>16h</td><td>5.796</td></tr><tr><td>17h</td><td>5.808</td></tr><tr><td>Other</td><td>Reserved</td></tr></table>											VREG1[7:0]	VREG1OUT voltage (V)	42h	3.504	43h	3.516	44h	3.528	45h	3.540	46h	3.552	47h	3.564	:	:	94h	4.488	95h	4.500	96h	4.512	:	:	E8h	5.496	E9h	5.508	EAh	5.520	:	:	EFh	5.580	F0h	5.592	F1h	5.604	:	:	08h	5.628	09h	5.640	0Ah	5.652	:	:	0Dh	5.688	0Eh	5.700	0Fh	5.712	:	:	12h	5.748	13h	5.760	14h	5.772	15h	5.784	16h	5.796	17h	5.808	Other	Reserved
	VREG1[7:0]	VREG1OUT voltage (V)																																																																															
	42h	3.504																																																																															
	43h	3.516																																																																															
	44h	3.528																																																																															
	45h	3.540																																																																															
	46h	3.552																																																																															
	47h	3.564																																																																															
	:	:																																																																															
	94h	4.488																																																																															
	95h	4.500																																																																															
	96h	4.512																																																																															
	:	:																																																																															
	E8h	5.496																																																																															
	E9h	5.508																																																																															
	EAh	5.520																																																																															
	:	:																																																																															
	EFh	5.580																																																																															
	F0h	5.592																																																																															
	F1h	5.604																																																																															
	:	:																																																																															
	08h	5.628																																																																															
	09h	5.640																																																																															
	0Ah	5.652																																																																															
	:	:																																																																															
	0Dh	5.688																																																																															
	0Eh	5.700																																																																															
	0Fh	5.712																																																																															
	:	:																																																																															
	12h	5.748																																																																															
	13h	5.760																																																																															
	14h	5.772																																																																															
	15h	5.784																																																																															
	16h	5.796																																																																															
	17h	5.808																																																																															
	Other	Reserved																																																																															

VREG2[7:0]: Set the VREG2OUT voltage for negative Gamma. (12mV/step)

VREG2[7:0]	VREG2OUT voltage (V)
42h	-3.564
43h	-3.576
44h	-3.588
45h	-3.600
46h	-3.612
47h	-3.624
:	:
94h	-4.548
95h	-4.560
96h	-4.572
:	:
E8h	-5.556
E9h	-5.568
EAh	-5.580
:	:
EFh	-5.640
F0h	-5.652
F1h	-5.664
:	:
08h	-5.688
09h	-5.700
0Ah	-5.712
:	:
0Dh	-5.748
0Eh	-5.760
0Fh	-5.772
:	:
12h	-5.808
13h	-5.820
14h	-5.832
15h	-5.844
16h	-5.856
17h	-5.868
Other	Reserved

Restriction

None

Register Availability	<table border="1"> <thead> <tr> <th>Status</th><th>Availability</th></tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr> <tr> <td>Sleep In</td><td>Yes</td></tr> </tbody> </table>	Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability								
Normal Mode On, Idle Mode Off, Sleep Out	Yes								
Normal Mode On, Idle Mode On, Sleep Out	Yes								
Sleep In	Yes								
Default	<table border="1"> <thead> <tr> <th>Status</th><th>Default Value</th></tr> </thead> <tbody> <tr> <td>Power On Sequence</td><td>95h 95h</td></tr> <tr> <td>S/W Reset</td><td>95h 95h</td></tr> <tr> <td>H/W Reset</td><td>95h 95h</td></tr> </tbody> </table>	Status	Default Value	Power On Sequence	95h 95h	S/W Reset	95h 95h	H/W Reset	95h 95h
Status	Default Value								
Power On Sequence	95h 95h								
S/W Reset	95h 95h								
H/W Reset	95h 95h								

VCOM Control 1 (52h~56h)


Command Page			Page 1																																												
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default																																				
52h	1st	W/R	0	0	0	0	0	0	0	VCM1[8]	00h																																				
53h	1st	W/R	VCM1[7:0]								7Bh																																				
54h	1st	W/R	0	0	0	0	0	0	0	VCM2[8]	00h																																				
55h	1st	W/R	VCM2[7:0]								7Bh																																				
56h	1st	R	0	0	0	NVM2	0	0	0	NVM1	00h																																				
Description	VCM1[8:0]: Set the VCOM level used for vertical forward scan (GS_PANEL= 1'b0), when NV memory isn't programmed. (12mV/step)																																														
	VCM2[8:0]: Set the VCOM level used for vertical backward scan (GS_PANEL= 1'b1), when NV memory isn't programmed. (12mV/step)																																														
	<table><tr><th>VCM1[8:0] VCM2[8:0]</th><th>VCOM voltage (V)</th></tr><tr><td>010h</td><td>-0.204</td></tr><tr><td>011h</td><td>-0.216</td></tr><tr><td>012h</td><td>-0.228</td></tr><tr><td>013h</td><td>-0.24</td></tr><tr><td>014h</td><td>-0.252</td></tr><tr><td>015h</td><td>-0.264</td></tr><tr><td>:</td><td>:</td></tr><tr><td>07Ah</td><td>-1.476</td></tr><tr><td>07Bh</td><td>-1.488</td></tr><tr><td>07Ch</td><td>-1.5</td></tr><tr><td>:</td><td>:</td></tr><tr><td>149h</td><td>-3.96</td></tr><tr><td>14Ah</td><td>-3.972</td></tr><tr><td>14Bh</td><td>-3.984</td></tr><tr><td>14Ch</td><td>-3.996</td></tr><tr><td>14Dh</td><td>-4.008</td></tr><tr><td>Others</td><td>Reserved</td></tr></table>											VCM1[8:0] VCM2[8:0]	VCOM voltage (V)	010h	-0.204	011h	-0.216	012h	-0.228	013h	-0.24	014h	-0.252	015h	-0.264	:	:	07Ah	-1.476	07Bh	-1.488	07Ch	-1.5	:	:	149h	-3.96	14Ah	-3.972	14Bh	-3.984	14Ch	-3.996	14Dh	-4.008	Others	Reserved
	VCM1[8:0] VCM2[8:0]	VCOM voltage (V)																																													
	010h	-0.204																																													
	011h	-0.216																																													
	012h	-0.228																																													
	013h	-0.24																																													
	014h	-0.252																																													
	015h	-0.264																																													
	:	:																																													
	07Ah	-1.476																																													
	07Bh	-1.488																																													
	07Ch	-1.5																																													
	:	:																																													
	149h	-3.96																																													
	14Ah	-3.972																																													
	14Bh	-3.984																																													
	14Ch	-3.996																																													
	14Dh	-4.008																																													
	Others	Reserved																																													
	Note: $VCOM \geq VSN + 0.5V$																																														
	NVM1 : Selection of the VCM source setting used for vertical forward scan (GS_PANEL= 1'b0). When the NV memory is programmed, the NVM1 will be set as '1' automatically.																																														
	0 : Register Page 1 R52h and R53h for VCM setting																																														
	1 : Register Page 4 RC4h and RC5h for VCM setting																																														
	NVM2 : Selection of the VCM source setting used for vertical backward scan (GS_PANEL= 1'b1). When the NV memory is programmed, the NVM2 will be set as '1' automatically.																																														
	0 : Register 54h and 55h for VCM setting																																														
1 : Register Page 4 RC6h and RC7h for VCM setting																																															
Note : If 1-byte program , VCOM OTP program address is register pg1_cmd_52h~55h,																																															
If auto program, VCOM OTP program address is register pg4_cmd_C4h~C7h,																																															

Register Availability	<table border="1"> <thead> <tr> <th>Status</th><th>Availability</th></tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr> <tr> <td>Sleep In</td><td>Yes</td></tr> </tbody> </table>	Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability								
Normal Mode On, Idle Mode Off, Sleep Out	Yes								
Normal Mode On, Idle Mode On, Sleep Out	Yes								
Sleep In	Yes								
Default	<table border="1"> <thead> <tr> <th>Status</th><th>Default Value</th></tr> </thead> <tbody> <tr> <td>Power On Sequence</td><td>00h_7Bh_00h_7Bh_00h</td></tr> <tr> <td>S/W Reset</td><td>00h_7Bh_00h_7Bh_00h</td></tr> <tr> <td>H/W Reset</td><td>00h_7Bh_00h_7Bh_00h</td></tr> </tbody> </table>	Status	Default Value	Power On Sequence	00h_7Bh_00h_7Bh_00h	S/W Reset	00h_7Bh_00h_7Bh_00h	H/W Reset	00h_7Bh_00h_7Bh_00h
Status	Default Value								
Power On Sequence	00h_7Bh_00h_7Bh_00h								
S/W Reset	00h_7Bh_00h_7Bh_00h								
H/W Reset	00h_7Bh_00h_7Bh_00h								

5.4.10. Entry Mode Set (58h)

Command Page			Page 1																
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default								
58h	1st	W/R	LVD_EN	0	0	0	0	0	0	0	00h								
Description		LVD_EN: Low voltage detection control. <table><tr><th>LVD</th><th>Low voltage detection</th></tr><tr><td>0</td><td>Enable</td></tr><tr><td>1</td><td>Disable</td></tr></table>										LVD	Low voltage detection	0	Enable	1	Disable		
												LVD	Low voltage detection						
												0	Enable						
												1	Disable						
Restriction																			
Register Availability		<table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>										Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
												Status	Availability						
												Normal Mode On, Idle Mode Off, Sleep Out	Yes						
												Normal Mode On, Idle Mode On, Sleep Out	Yes						
Sleep In	Yes																		
Default		<table><tr><th>Status</th><th>Default Value</th></tr><tr><td>Power On Sequence</td><td>00h</td></tr><tr><td>S/W Reset</td><td>00h</td></tr><tr><td>H/W Reset</td><td>00h</td></tr></table>										Status	Default Value	Power On Sequence	00h	S/W Reset	00h	H/W Reset	00h
												Status	Default Value						
												Power On Sequence	00h						
												S/W Reset	00h						
H/W Reset	00h																		

5.4.11. Source Timing Adjust (60h~63h)

Command Page			Page 1																
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default								
60h	1st	W/R	0	0	SDT[5:0]						14h								
61h	1st	W/R	0	0	CRT[5:0]						00h								
62h	1st	W/R	0	0	EQT[5:0]						19h								
63h	1st	W/R	0	0	PCT[5:0]						10h								
Description	SDT[5:0]: Source SD timing adjustment (time scale: internal T_{OP_CLK}). The timing can be adjusted 0 to 63 time scales. CRT[5:0]: Source CR timing adjustment (time scale: internal T_{OP_CLK}). The timing can be adjusted 0 to 63 time scales. EQT[5:0]: Source EQ timing adjustment (time scale: internal T_{OP_CLK}). The timing can be adjusted 8 to 71 time scales. PCT[5:0]: Source PC timing adjustment (time scale: internal T_{OP_CLK}). The timing can be adjusted 0 to 63 time scales. <i>Note: T_{OP_CLK}: 62.5ns</i> 																		
Restriction	None																		
Register Availability	<table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>											Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																		
Normal Mode On, Idle Mode Off, Sleep Out	Yes																		
Normal Mode On, Idle Mode On, Sleep Out	Yes																		
Sleep In	Yes																		
Default	<table><tr><th>Status</th><th>Default Value</th></tr><tr><td>Power On Sequence</td><td>14h 00h 19h 10h</td></tr><tr><td>S/W Reset</td><td>14h 00h 19h 10h</td></tr><tr><td>H/W Reset</td><td>14h 00h 19h 10h</td></tr></table>											Status	Default Value	Power On Sequence	14h 00h 19h 10h	S/W Reset	14h 00h 19h 10h	H/W Reset	14h 00h 19h 10h
Status	Default Value																		
Power On Sequence	14h 00h 19h 10h																		
S/W Reset	14h 00h 19h 10h																		
H/W Reset	14h 00h 19h 10h																		

5.4.12. Positive Gamma Correction (A0h~B3h)

Command Page			Page 1																
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default								
A0h	1st	W/R	0	0	VP0[5:0]						00h								
A1h	1st	W/R	0	VP4[6:0]						0Dh									
A2h	1st	W/R	0	VP8[6:0]						1Dh									
A3h	1st	W/R	0	0	VP12[5:0]						11h								
A4h	1st	W/R	0	0	VP16[5:0]						0Ch								
A5h	1st	W/R	0	VP24[6:0]						23h									
A6h	1st	W/R	0	0	VP36[5:0]						17h								
A7h	1st	W/R	0	0	VP52[5:0]						1Ch								
A8h	1st	W/R	VP80[7:0]						82h										
A9h	1st	W/R	0	0	VP111[5:0]						21h								
AAh	1st	W/R	0	0	VP144[5:0]						2Ah								
ABh	1st	W/R	VP175[7:0]						6Bh										
ACh	1st	W/R	0	0	VP203[5:0]						19h								
ADh	1st	W/R	0	0	VP219[5:0]						14h								
A Eh	1st	W/R	0	VP231[6:0]						45h									
AFh	1st	W/R	0	0	VP239[5:0]						1Dh								
B0h	1st	W/R	0	0	VP243[5:0]						23h								
B1h	1st	W/R	0	VP247[6:0]						52h									
B2h	1st	W/R	0	VP251[6:0]						63h									
B3h	1st	W/R	0	0	VP255[5:0]						39h								
Description		Set the gray scale voltage to adjust the Gamma characteristics of the TFT panel.																	
Restriction		None																	
Register Availability		<table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>										Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																		
Normal Mode On, Idle Mode Off, Sleep Out	Yes																		
Normal Mode On, Idle Mode On, Sleep Out	Yes																		
Sleep In	Yes																		
Default		<table><tr><th>Status</th><th>Default Value</th></tr><tr><td>Power On Sequence</td><td>00h_0Dh_1Dh_11h_0Ch_23h_17h_1Ch_82h_21h_2Ah_6Bh_19h_14h_45h_1Dh_23h_52h_63h_39h</td></tr><tr><td>S/W Reset</td><td>00h_0Dh_1Dh_11h_0Ch_23h_17h_1Ch_82h_21h_2Ah_6Bh_19h_14h_45h_1Dh_23h_52h_63h_39h</td></tr><tr><td>H/W Reset</td><td>00h_0Dh_1Dh_11h_0Ch_23h_17h_1Ch_82h_21h_2Ah_6Bh_19h_14h_45h_1Dh_23h_52h_63h_39h</td></tr></table>										Status	Default Value	Power On Sequence	00h_0Dh_1Dh_11h_0Ch_23h_17h_1Ch_82h_21h_2Ah_6Bh_19h_14h_45h_1Dh_23h_52h_63h_39h	S/W Reset	00h_0Dh_1Dh_11h_0Ch_23h_17h_1Ch_82h_21h_2Ah_6Bh_19h_14h_45h_1Dh_23h_52h_63h_39h	H/W Reset	00h_0Dh_1Dh_11h_0Ch_23h_17h_1Ch_82h_21h_2Ah_6Bh_19h_14h_45h_1Dh_23h_52h_63h_39h
Status	Default Value																		
Power On Sequence	00h_0Dh_1Dh_11h_0Ch_23h_17h_1Ch_82h_21h_2Ah_6Bh_19h_14h_45h_1Dh_23h_52h_63h_39h																		
S/W Reset	00h_0Dh_1Dh_11h_0Ch_23h_17h_1Ch_82h_21h_2Ah_6Bh_19h_14h_45h_1Dh_23h_52h_63h_39h																		
H/W Reset	00h_0Dh_1Dh_11h_0Ch_23h_17h_1Ch_82h_21h_2Ah_6Bh_19h_14h_45h_1Dh_23h_52h_63h_39h																		

5.4.13. Pad Control (B6h~B7h)

Command Page			Page 1								
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default
B6h	1st	W/R	IM_SW_EN	IM_SW[2:0]			RS_SW_EN	0	RS_SW[1:0]		00h
B7h	1st	W/R	0	0	0	0	0	0	LANSEL_SW_EN	LANSEL_SW	00h
Description	IM_SW_EN: Enable/Disable the lane sequence and polarity from internal command setting. The external hardware pin IM[2:0] has no effect when IM_SW_EN is “1”.										
	IM_SW[2:0]: Set the configuration of lane sequence and polarity. (The bottom table is an example for MIPI 4 lane setting)										
	Internal Pad Control			Configuration of MIPI Lane							
	IM_SW2	IM_SW1	IM_SW0	D0P/N Pin	D1P/N Pin	CLKP/N Pin	D2P/N Pin	D3P/N Pin			
	0	0	0	D3P/N	D2P/N	CLKP/N	D1P/N	D0P/N			
	0	0	1	D3N/P	D2N/P	CLKN/P	D1N/P	D0N/P			
	0	1	0	D0P/N	D1P/N	CLKP/N	D2P/N	D3P/N			
	0	1	1	D0N/P	D1N/P	CLKN/P	D2N/P	D3N/P			
	1	0	0	D3P/N	D0P/N	CLKP/N	D1P/N	D2P/N			
	1	0	1	D3N/P	D0N/P	CLKN/P	D1N/P	D2N/P			
	1	1	0	D2P/N	D1P/N	CLKP/N	D0P/N	D3P/N			
	1	1	1	D2N/P	D1N/P	CLKN/P	D0N/P	D3N/P			
Description	RS_SW_EN: Enable/Disable the resolution from internal command setting. The external hardware pin RS[1:0] has no effect when RS_SW_EN is “1”.										
	RS_SW[1:0]: Set the resolution.										
	RS_SW1	RS_SW0	Resolution								
	0	0	800 (RGB) x (1024(option) + 480 + (4 x NL) + 2(option)) gate line								
	0	1	768 (RGB) x (1024(option) + 480 + (4 x NL) + 2(option)) gate line								
	1	0	720 (RGB) x (1024(option) + 480 + (4 x NL) + 2(option)) gate line								
	1	1	600 (RGB) x (1024(option) + 480 + (4 x NL) + 2(option)) gate line								
	LANSEL_SW_EN: Enable/Disable the lane number from internal command setting. The external hardware pin LANSEL has no effect when LANSEL_SW_EN is “1”.										
	LANSEL_SW: Set the lane number.										
	LANSEL_SW=“1”, MIPI DSI is 2 Lane mode										
	LANSEL_SW=“0”, MIPI DSI is 3 or 4 Lane mode										
	<i>Note: Please reference “Table 2: DSI Interface Lane Mode Selection”</i>										
Restriction											
Register Availability											
	Status						Availability				
	Normal Mode On, Idle Mode Off, Sleep Out						Yes				
	Normal Mode On, Idle Mode On, Sleep Out						Yes				
Default	Sleep In						Yes				
	Status					Default Value					
	Power On Sequence					00h 00h					
Default	S/W Reset					00h 00h					
	H/W Reset					00h 00h					

5.4.14. Negative Gamma Correction (C0h~D3h)

Command Page			Page 1																
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default								
C0h	1st	W/R	0	0	VN0[5:0]						00h								
C1h	1st	W/R	0	VN4[6:0]						0Dh									
C2h	1st	W/R	0	VN8[6:0]						1Dh									
C3h	1st	W/R	0	0	VN12[5:0]						11h								
C4h	1st	W/R	0	0	VN16[5:0]						0Ch								
C5h	1st	W/R	0	VN24[6:0]						23h									
C6h	1st	W/R	0	0	VN36[5:0]						17h								
C7h	1st	W/R	0	0	VN52[5:0]						1Ch								
C8h	1st	W/R	VN80[7:0]								82h								
C9h	1st	W/R	0	0	VN111[5:0]						21h								
CAh	1st	W/R	0	0	VN144[5:0]						2Ah								
CBh	1st	W/R	VN175[7:0]								6Bh								
CCh	1st	W/R	0	0	VN203[5:0]						19h								
CDh	1st	W/R	0	0	VN219[5:0]						14h								
CEh	1st	W/R	0	VN231[6:0]								45h							
CFh	1st	W/R	0	0	VN239[5:0]						1Dh								
D0h	1st	W/R	0	0	VN243[5:0]						23h								
D1h	1st	W/R	0	VN247[6:0]								52h							
D2h	1st	W/R	0	VN251[6:0]								63h							
D3h	1st	W/R	0	0	VN255[5:0]								39h						
Description		Set the gray scale voltage to adjust the Gamma characteristics of the TFT panel.																	
Restriction		None																	
Register Availability		<table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>										Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																		
Normal Mode On, Idle Mode Off, Sleep Out	Yes																		
Normal Mode On, Idle Mode On, Sleep Out	Yes																		
Sleep In	Yes																		
Default		<table><tr><th>Status</th><th>Default Value</th></tr><tr><td>Power On Sequence</td><td>00h_0Dh_1Dh_11h_0Ch_23h_17h_1Ch_82h_21h_2Ah_6Bh_19h_14h_45h_1Dh_23h_52h_63h_39h</td></tr><tr><td>S/W Reset</td><td>00h_0Dh_1Dh_11h_0Ch_23h_17h_1Ch_82h_21h_2Ah_6Bh_19h_14h_45h_1Dh_23h_52h_63h_39h</td></tr><tr><td>H/W Reset</td><td>00h_0Dh_1Dh_11h_0Ch_23h_17h_1Ch_82h_21h_2Ah_6Bh_19h_14h_45h_1Dh_23h_52h_63h_39h</td></tr></table>										Status	Default Value	Power On Sequence	00h_0Dh_1Dh_11h_0Ch_23h_17h_1Ch_82h_21h_2Ah_6Bh_19h_14h_45h_1Dh_23h_52h_63h_39h	S/W Reset	00h_0Dh_1Dh_11h_0Ch_23h_17h_1Ch_82h_21h_2Ah_6Bh_19h_14h_45h_1Dh_23h_52h_63h_39h	H/W Reset	00h_0Dh_1Dh_11h_0Ch_23h_17h_1Ch_82h_21h_2Ah_6Bh_19h_14h_45h_1Dh_23h_52h_63h_39h
Status	Default Value																		
Power On Sequence	00h_0Dh_1Dh_11h_0Ch_23h_17h_1Ch_82h_21h_2Ah_6Bh_19h_14h_45h_1Dh_23h_52h_63h_39h																		
S/W Reset	00h_0Dh_1Dh_11h_0Ch_23h_17h_1Ch_82h_21h_2Ah_6Bh_19h_14h_45h_1Dh_23h_52h_63h_39h																		
H/W Reset	00h_0Dh_1Dh_11h_0Ch_23h_17h_1Ch_82h_21h_2Ah_6Bh_19h_14h_45h_1Dh_23h_52h_63h_39h																		

5.4.15. NV Memory Write (E0h~E2h)

Command Page			Page 1																																
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default																								
E0h	1st	W/R	PGM_DATA[7:0]								00h																								
E1h	1st	W/R	PGM_ADR[7:0]								00h																								
E2h	1st	W/R	PGM_ADR[15:8]								00h																								
Description	This command is used to program or read the NV memory data. After a successful OTP operation, the information of PGM_DATA[7:0] will be programmed to the NV memory. PGM_DATA[7:0]: The programmed data. PGM_ADR[15:0]: Set the address of the NV memory for programming data. See chapter 14 “NV Memory Programming Flow”. <table><tr><th>PGM_ADR[15:0]</th><th>Programming data</th></tr><tr><td>1h</td><td>ID1</td></tr><tr><td>2h</td><td>ID2</td></tr><tr><td>3h</td><td>ID3</td></tr><tr><td>4h</td><td>VCM1[8]</td></tr><tr><td>5h</td><td>VCM1[7:0]</td></tr><tr><td>6h</td><td>VCM2[8]</td></tr><tr><td>7h</td><td>VCM2[7:0]</td></tr><tr><td>8h</td><td>VREG1[7:0]</td></tr><tr><td>9h</td><td>VREG2[7:0]</td></tr><tr><td>68h~7Bh</td><td>REGAM0_P~ REGAM255_P</td></tr><tr><td>7Ch~8Fh</td><td>REGAM0_N~ REGAM255_N</td></tr></table>											PGM_ADR[15:0]	Programming data	1h	ID1	2h	ID2	3h	ID3	4h	VCM1[8]	5h	VCM1[7:0]	6h	VCM2[8]	7h	VCM2[7:0]	8h	VREG1[7:0]	9h	VREG2[7:0]	68h~7Bh	REGAM0_P~ REGAM255_P	7Ch~8Fh	REGAM0_N~ REGAM255_N
	PGM_ADR[15:0]	Programming data																																	
	1h	ID1																																	
	2h	ID2																																	
	3h	ID3																																	
	4h	VCM1[8]																																	
	5h	VCM1[7:0]																																	
	6h	VCM2[8]																																	
	7h	VCM2[7:0]																																	
	8h	VREG1[7:0]																																	
	9h	VREG2[7:0]																																	
	68h~7Bh	REGAM0_P~ REGAM255_P																																	
7Ch~8Fh	REGAM0_N~ REGAM255_N																																		
Restriction	None																																		
Register Availability	<table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>											Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes																
	Status	Availability																																	
	Normal Mode On, Idle Mode Off, Sleep Out	Yes																																	
	Normal Mode On, Idle Mode On, Sleep Out	Yes																																	
Sleep In	Yes																																		
Default	<table><tr><th>Status</th><th>Default Value</th></tr><tr><td>Power On Sequence</td><td>00h_00h_00h</td></tr><tr><td>S/W Reset</td><td>00h_00h_00h</td></tr><tr><td>H/W Reset</td><td>00h_00h_00h</td></tr></table>											Status	Default Value	Power On Sequence	00h_00h_00h	S/W Reset	00h_00h_00h	H/W Reset	00h_00h_00h																
	Status	Default Value																																	
	Power On Sequence	00h_00h_00h																																	
	S/W Reset	00h_00h_00h																																	
H/W Reset	00h_00h_00h																																		

5.4.16. NV Memory Protection Key (E3h~E5h)

Command Page			Page 1																
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default								
E3h	1st	W/R	KEY[23:16]									00h							
E4h	1st	W/R	KEY[15:8]									00h							
E5h	1st	W/R	KEY[7:0]									00h							
Description		KEY[23:0]: NV memory programming protection key. Write an OTP data to PGM_DATA[7:0], this KEY[23:0] must set 0x55AA66h to enable OTP programming. If the KEY[23:0] is not 0x55AA66h, the NV Memory program will be aborted.																	
Restriction		None																	
Register Availability		<table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>										Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																		
Normal Mode On, Idle Mode Off, Sleep Out	Yes																		
Normal Mode On, Idle Mode On, Sleep Out	Yes																		
Sleep In	Yes																		
Default		<table><tr><th>Status</th><th>Default Value</th></tr><tr><td>Power On Sequence</td><td>00h_00h_00h</td></tr><tr><td>S/W Reset</td><td>00h_00h_00h</td></tr><tr><td>H/W Reset</td><td>00h_00h_00h</td></tr></table>										Status	Default Value	Power On Sequence	00h_00h_00h	S/W Reset	00h_00h_00h	H/W Reset	00h_00h_00h
Status	Default Value																		
Power On Sequence	00h_00h_00h																		
S/W Reset	00h_00h_00h																		
H/W Reset	00h_00h_00h																		

5.4.17. NV Memory Status Read (E6h~E9h)

Command Page			Page 1																
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default								
E6h	1st	R	0	ID2_MK[2:0]			0	ID1_MK[2:0]			00h								
E7h	1st	R	0	0	0	0	0	ID3_MK[2:0]			00h								
E8h	1st	R	GAMMA P_MK	GAMMA N_MK	VCM2_MK[2:0]			VCM1_MK[2:0]			00h								
E9h	1st	R	OTP_BU SY	0	0	0	0	0	0	0	00h								
Description	These registers uses a mark to record the NV memory programmed time. The bits are increase “+1” automatically after writing the PGM_DATA [7:0] to the NV memory.																		
	ID1_MK[2:0]/ID2_MK[2:0]:																		
	ID1_MK[2:0] / ID2_MK[2:0]						Description												
	0		0		0		No Programmed												
	0		0		1		Programmed 1 time already												
	0		1		1		Programmed 2 times already												
	1		1		1		Programmed 3 times already												
	ID3_MK[2:0]:																		
	ID3_MK[2:0]						Description												
	0		0		0		No Programmed												
0		0		1		Programmed 1 time already													
0		1		1		Programmed 2 times already													
1		1		1		Programmed 3 times already													
VCM1_MK[2:0] /VCM2_MK[2:0]:																			
VCM1_MK[2:0] / VCM2_MK[2:0]						Description													
0		0		0		No Programmed													
0		0		1		Programmed 1 time already													
0		1		1		Programmed 2 times already													
1		1		1		Programmed 3 times already													
GAMP_MK / GAMN_MK :																			
GAMP_MK / GAMN_MK						Description													
0		No Programmed																	
1		Programmed 1 time already																	
OTP BUSY: The status bit of the NV memory programming.																			
OTP_BUSY				The Status of NV Memory															
0		Idle																	
1		Busy																	
Restriction	None																		
Register Availability	<table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>											Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																		
Normal Mode On, Idle Mode Off, Sleep Out	Yes																		
Normal Mode On, Idle Mode On, Sleep Out	Yes																		
Sleep In	Yes																		

Default		
	Status	Default Value
	Power On Sequence	00h_00h_00h_00h
	S/W Reset	00h_00h_00h_00h
	H/W Reset	00h_00h_00h_00h

5.4.18. Time Stamp (F0h~F1h)

Command Page			Page 1																
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default								
F0h	1st	W/R	Time_Stamp_Week[7:0]									00h							
F1h	1st	W/R	Time_Stamp_Year[7:0]									00h							
Description		This command identifies the display module's manufacture date Time_Stamp_Week[7:0] : Week of manufacture. Time_Stamp_Year[7:0] : Year of manufacture.																	
Restriction																			
Register Availability		<table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>										Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																		
Normal Mode On, Idle Mode Off, Sleep Out	Yes																		
Normal Mode On, Idle Mode On, Sleep Out	Yes																		
Sleep In	Yes																		
Default		<table><tr><th>Status</th><th>Default Value</th></tr><tr><td>Power On Sequence</td><td>00h_00h</td></tr><tr><td>S/W Reset</td><td>00h_00h</td></tr><tr><td>H/W Reset</td><td>00h_00h</td></tr></table>										Status	Default Value	Power On Sequence	00h_00h	S/W Reset	00h_00h	H/W Reset	00h_00h
Status	Default Value																		
Power On Sequence	00h_00h																		
S/W Reset	00h_00h																		
H/W Reset	00h_00h																		

5.4.19. EXTC Command Set Enable Register (FFh)


Command Page			Page 1																																		
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default																										
FFh	1st	W	1	0	0	1	1	0	0	0	98h																										
	2nd	W	1	0	0	0	0	0	0	1	81h																										
	3rd	W	PAGE[7:0]									01h																									
Description	PAGE[7:0]: Set the command page.																																				
	<table><tr><th>PAGE[7:0]</th><th>Command Page</th></tr><tr><td>00h</td><td>Page 0</td></tr><tr><td>01h</td><td>Page 1</td></tr><tr><td>02h</td><td>Page 2</td></tr><tr><td>03h</td><td>Page 3</td></tr><tr><td>04h</td><td>Page 4</td></tr><tr><td>05h</td><td>Page 5</td></tr><tr><td>06h</td><td>Page 6</td></tr><tr><td>07h</td><td>Page 7</td></tr><tr><td>08h</td><td>Page 8</td></tr><tr><td>09h</td><td>Page 9</td></tr><tr><td>0Ah</td><td>Page 10</td></tr><tr><td>Others</td><td>Reserved</td></tr></table>											PAGE[7:0]	Command Page	00h	Page 0	01h	Page 1	02h	Page 2	03h	Page 3	04h	Page 4	05h	Page 5	06h	Page 6	07h	Page 7	08h	Page 8	09h	Page 9	0Ah	Page 10	Others	Reserved
	PAGE[7:0]	Command Page																																			
	00h	Page 0																																			
	01h	Page 1																																			
	02h	Page 2																																			
	03h	Page 3																																			
	04h	Page 4																																			
	05h	Page 5																																			
	06h	Page 6																																			
	07h	Page 7																																			
	08h	Page 8																																			
	09h	Page 9																																			
	0Ah	Page 10																																			
Others	Reserved																																				
Set the register, 1 st Parameter = 98h, 2 nd Parameter = 81h, 3 rd Parameter = Page value to enable “Page command set” available																																					
See section “5.1 Command Flow”.																																					
Restriction	None																																				
Register Availability	<table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>											Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes																		
Status	Availability																																				
Normal Mode On, Idle Mode Off, Sleep Out	Yes																																				
Normal Mode On, Idle Mode On, Sleep Out	Yes																																				
Sleep In	Yes																																				
Default	<table><tr><th>Status</th><th>Default Value</th></tr><tr><td>Power On Sequence</td><td>01h</td></tr><tr><td>S/W Reset</td><td>01h</td></tr><tr><td>H/W Reset</td><td>01h</td></tr></table>											Status	Default Value	Power On Sequence	01h	S/W Reset	01h	H/W Reset	01h																		
Status	Default Value																																				
Power On Sequence	01h																																				
S/W Reset	01h																																				
H/W Reset	01h																																				

5.5. Page 2 Command Description

5.5.1. Dynamic Backlight Control 1 (03h~05h)

Command Page			Page 2																																												
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default																																				
03h	1st	W/R	0	TT_STP_MED[2:0]			1	TT_STP_LOW[2:0]			29h																																				
04h	1st	W/R	0	ST_TIM_LOW[2:0]			0	TT_STP_HIGH[2:0]			14h																																				
05h	1st	W/R	0	ST_TIM_HIGH[2:0]			0	ST_TIM_MED[2:0]			32h																																				
Description	TT_STP_HIGH[2:0]: This parameter is used set the dimming transition step for CABC high enhancement. TT_STP_MED[2:0]: This parameter is used set the dimming transition step for CABC medium enhancement. TT_STP_LOW[2:0]: This parameter is used set the dimming transition step for CABC low enhancement. <table><tr><th>TT_STP_HIGH[2:0] TT_STP_MED[2:0] TT_STP_LOW[2:0]</th><th>Description</th></tr><tr><td>0h</td><td>1 step</td></tr><tr><td>1h</td><td>2 step</td></tr><tr><td>2h</td><td>4 step</td></tr><tr><td>3h</td><td>8 step</td></tr><tr><td>4h</td><td>16 step</td></tr><tr><td>5h</td><td>32 step</td></tr><tr><td>6h</td><td>64 step</td></tr><tr><td>7h</td><td>128 step</td></tr></table> ST_TIM_HIGH[2:0]: This parameter is used set the dimming time for CABC high enhancement. ST_TIM_MED[2:0]: This parameter is used set the dimming time for CABC medium enhancement. ST_TIM_LOW[2:0]: This parameter is used set the dimming time for CABC low enhancement. <table><tr><th>ST_TIM_HIGH[2:0] ST_TIM_MED[2:0] ST_TIM_LOW[2:0]</th><th>Description</th></tr><tr><td>0h</td><td>1 frame</td></tr><tr><td>1h</td><td>2 frame</td></tr><tr><td>2h</td><td>4 frame</td></tr><tr><td>3h</td><td>8 frame</td></tr><tr><td>4h</td><td>16 frame</td></tr><tr><td>5h</td><td>32 frame</td></tr><tr><td>6h</td><td>64 frame</td></tr><tr><td>7h</td><td>128 frame</td></tr></table>											TT_STP_HIGH[2:0] TT_STP_MED[2:0] TT_STP_LOW[2:0]	Description	0h	1 step	1h	2 step	2h	4 step	3h	8 step	4h	16 step	5h	32 step	6h	64 step	7h	128 step	ST_TIM_HIGH[2:0] ST_TIM_MED[2:0] ST_TIM_LOW[2:0]	Description	0h	1 frame	1h	2 frame	2h	4 frame	3h	8 frame	4h	16 frame	5h	32 frame	6h	64 frame	7h	128 frame
	TT_STP_HIGH[2:0] TT_STP_MED[2:0] TT_STP_LOW[2:0]	Description																																													
	0h	1 step																																													
	1h	2 step																																													
	2h	4 step																																													
	3h	8 step																																													
	4h	16 step																																													
	5h	32 step																																													
	6h	64 step																																													
	7h	128 step																																													
ST_TIM_HIGH[2:0] ST_TIM_MED[2:0] ST_TIM_LOW[2:0]	Description																																														
0h	1 frame																																														
1h	2 frame																																														
2h	4 frame																																														
3h	8 frame																																														
4h	16 frame																																														
5h	32 frame																																														
6h	64 frame																																														
7h	128 frame																																														
Restriction																																															
Register Availability	<table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>											Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes																												
Status	Availability																																														
Normal Mode On, Idle Mode Off, Sleep Out	Yes																																														
Normal Mode On, Idle Mode On, Sleep Out	Yes																																														
Sleep In	Yes																																														
Default	<table><tr><th>Status</th><th>Default Value</th></tr><tr><td>Power On Sequence</td><td>29h_14h_32h</td></tr><tr><td>S/W Reset</td><td>29h_14h_32h</td></tr><tr><td>H/W Reset</td><td>29h_14h_32h</td></tr></table>											Status	Default Value	Power On Sequence	29h_14h_32h	S/W Reset	29h_14h_32h	H/W Reset	29h_14h_32h																												
Status	Default Value																																														
Power On Sequence	29h_14h_32h																																														
S/W Reset	29h_14h_32h																																														
H/W Reset	29h_14h_32h																																														

5.5.2. Dynamic Backlight Control 2 (06h~07h)

Command Page			Page 2																																			
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default																											
06h	1st	W/R	0	PWM_DUTY_PRECISION[2:0]			0	LEDPW M_POL	LEDON_ POL	LEDON	00h																											
07h	1st	W/R	PWM_DIV[7:0]								0Eh																											
Description	LEDON: The bit is used to define LEDON enable.																																					
	LEDON_POL: The bit is used to define polarity of LEDON.																																					
	LEDPWM_POL: The bit is used to define polarity of LEDPWM signal.																																					
	<table><tr><th>BL</th><th>LEDPWM_POL</th><th>LEDPWM pin</th></tr><tr><td>0</td><td>0</td><td>Always low</td></tr><tr><td>0</td><td>1</td><td>Always high</td></tr><tr><td>1</td><td>0</td><td>Original polarity of LEDPWM signal</td></tr><tr><td>1</td><td>1</td><td>Inversed polarity of LEDPWM signal</td></tr></table>											BL	LEDPWM_POL	LEDPWM pin	0	0	Always low	0	1	Always high	1	0	Original polarity of LEDPWM signal	1	1	Inversed polarity of LEDPWM signal												
	BL	LEDPWM_POL	LEDPWM pin																																			
	0	0	Always low																																			
	0	1	Always high																																			
	1	0	Original polarity of LEDPWM signal																																			
	1	1	Inversed polarity of LEDPWM signal																																			
	PWM_DUTY_PRECISION[2:0] / PWM_DIV[7:0]: LEDPWM output period control. This command is used to adjust the PWM waveform period of PWM_OUT. The PWM period is calculated using the following equation.																																					
$f_{LEDPWM} = \frac{32\text{ MHz}}{(PWM_DIV[7:0] + 1) \times PWM_DUTY_PRECISION}$																																						
<table><tr><th>PWM_DUTY_PRECISION[2:0]</th><th>PWM_DUTY_PRECISION</th><th>f_{LEDPWM} (MAX) (PWM_DIV[7:0]=0)</th><th>f_{LEDPWM} (min) (PWM_DIV[7:0]=255)</th></tr><tr><td>0h</td><td>4096</td><td>7.8 KHz</td><td>31 Hz</td></tr><tr><td>1h</td><td>2048</td><td>15.6 KHz</td><td>61 Hz</td></tr><tr><td>2h</td><td>1024</td><td>31.2 KHz</td><td>122 Hz</td></tr><tr><td>3h</td><td>512</td><td>62.5 KHz</td><td>244 Hz</td></tr><tr><td>4h</td><td>256</td><td>125 KHz</td><td>488 Hz</td></tr><tr><td>5h~7h</td><td>Reserved</td><td>X</td><td>X</td></tr></table>											PWM_DUTY_PRECISION[2:0]	PWM_DUTY_PRECISION	f _{LEDPWM} (MAX) (PWM_DIV[7:0]=0)	f _{LEDPWM} (min) (PWM_DIV[7:0]=255)	0h	4096	7.8 KHz	31 Hz	1h	2048	15.6 KHz	61 Hz	2h	1024	31.2 KHz	122 Hz	3h	512	62.5 KHz	244 Hz	4h	256	125 KHz	488 Hz	5h~7h	Reserved	X	X
PWM_DUTY_PRECISION[2:0]	PWM_DUTY_PRECISION	f _{LEDPWM} (MAX) (PWM_DIV[7:0]=0)	f _{LEDPWM} (min) (PWM_DIV[7:0]=255)																																			
0h	4096	7.8 KHz	31 Hz																																			
1h	2048	15.6 KHz	61 Hz																																			
2h	1024	31.2 KHz	122 Hz																																			
3h	512	62.5 KHz	244 Hz																																			
4h	256	125 KHz	488 Hz																																			
5h~7h	Reserved	X	X																																			
																																						
<i>Note :</i> The output frequency tolerance of internal frequency divider in CABC is ±10%																																						
X = void.																																						
Restriction																																						
Register Availability	<table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>											Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes																			
Status	Availability																																					
Normal Mode On, Idle Mode Off, Sleep Out	Yes																																					
Normal Mode On, Idle Mode On, Sleep Out	Yes																																					
Sleep In	Yes																																					
Default	<table><tr><th>Status</th><th>Default Value</th></tr><tr><td>Power On Sequence</td><td>00h_0Eh</td></tr><tr><td>S/W Reset</td><td>00h_0Eh</td></tr><tr><td>H/W Reset</td><td>00h_0Eh</td></tr></table>											Status	Default Value	Power On Sequence	00h_0Eh	S/W Reset	00h_0Eh	H/W Reset	00h_0Eh																			
Status	Default Value																																					
Power On Sequence	00h_0Eh																																					
S/W Reset	00h_0Eh																																					
H/W Reset	00h_0Eh																																					

5.5.3. IIE Function Control (10h~19h)

Command Page			Page 2																									
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default																	
10h	1st	W/R	0	0	0	0	0	PRT_EN	SKIN_EN	0	06h																	
11h	1st	W/R	0	AUTO_M EAN	0	0	CN_EN	CN_INV	SHP_EN	0	00h																	
12h	1st	W/R	0	0	0	0	0	0	CN_LV[1:0]		02h																	
13h	1st	W/R	0	0	1	0	SRE_MIDIV_LV[1:0]		0	0	20h																	
15h	1st	W/R	RGB_MEAN[7:0]								80h																	
16h	1st	W/R	SRE_HY STERESI S_EN	0	0	SRE_DI M_EN	SRE_SC _EN	SRE_CE _EN	0	0	1Ch																	
17h	1st	W/R	0	SRE_OFFS[2:0]			0	SRE_DIM_STP[2:0]			01h																	
18h	1st	W/R	SRE_DIM_FRAME[7:0]								08h																	
19h	1st	W/R	SRE_SC_GAIN_ADJ[2:0]			SRE_HYSTERESIS_LIMIT[4:0]					C0h																	
Description	PRT_EN : Enable the over-saturation protection of saturation enhancement.																											
	SKIN_EN : Enable the skin-tone protection of saturation enhancement.																											
	AUTO_MEAN : Enable auto image mean calculation RGB_MEAN[7:0] is not available when AUTO_MEAN=1h.																											
	CN_EN : Enable contrast enhancement.																											
	CN_INV : Select contrast enhancement Function.																											
	<table><tr><th>CN_INV</th><th>Contrast Function</th></tr><tr><td>0</td><td>Contrast increase</td></tr><tr><td>1</td><td>Contrast decrease</td></tr></table>											CN_INV	Contrast Function	0	Contrast increase	1	Contrast decrease											
	CN_INV	Contrast Function																										
	0	Contrast increase																										
	1	Contrast decrease																										
	SHP_EN : Enable sharpness enhancement.																											
	CN_LV[1:0] : Define contrast enhancement level.																											
	SRE_MIDIV_LV[1:0] : Define SRE medium level enhancement select.																											
	<table><tr><th>SRE_MIDIV_LV[1:0]</th><th>Enhancement level</th></tr><tr><td>00h / 11h</td><td>Level_M</td></tr><tr><td>01h</td><td>Level_H</td></tr><tr><td>10h</td><td>Level_L</td></tr></table>											SRE_MIDIV_LV[1:0]	Enhancement level	00h / 11h	Level_M	01h	Level_H	10h	Level_L									
	SRE_MIDIV_LV[1:0]	Enhancement level																										
	00h / 11h	Level_M																										
	01h	Level_H																										
	10h	Level_L																										
	RGB_MEAN[7:0] : Setting image mean value, available when AUTO_MEAN=0h.																											
SRE_HYSTERESIS_EN : SRE hysteresis mode enable signal.																												
SRE_DIM_EN : SRE dimming function enable signal.																												
SRE_SC_EN : SRE saturation compensation enable.																												
SRE_CE_EN : SRE contrast enhancement enable.																												
SRE_OFFS[2:0] : SRE offset value																												
SRE_DIM_STP[2:0] : Setting the number of dimming steps for transition																												
<table><tr><th>SRE_DIM_STP[2:0]</th><th>Description</th></tr><tr><td>0h</td><td>2 step</td></tr><tr><td>1h</td><td>4 step</td></tr><tr><td>2h</td><td>8 step</td></tr><tr><td>3h</td><td>16 step</td></tr><tr><td>4h</td><td>32 step</td></tr><tr><td>5h</td><td>64 step</td></tr><tr><td>6h</td><td>128 step</td></tr><tr><td>7h</td><td>256 step</td></tr></table>											SRE_DIM_STP[2:0]	Description	0h	2 step	1h	4 step	2h	8 step	3h	16 step	4h	32 step	5h	64 step	6h	128 step	7h	256 step
SRE_DIM_STP[2:0]	Description																											
0h	2 step																											
1h	4 step																											
2h	8 step																											
3h	16 step																											
4h	32 step																											
5h	64 step																											
6h	128 step																											
7h	256 step																											
SRE_DIM_FRAME[7:0] : Setting the step time as frame units for each dimming step																												

		<table><tr><th>SRE_DIM_FRAME[7:0]</th><th>Description</th></tr><tr><td>0h~2h</td><td>2 frame</td></tr><tr><td>3</td><td>4 frame</td></tr><tr><td>4</td><td>4 frame</td></tr><tr><td>5</td><td>5 frame</td></tr><tr><td>6</td><td>6 frame</td></tr><tr><td>:</td><td>:</td></tr><tr><td>:</td><td>:</td></tr><tr><td>254</td><td>254 frame</td></tr><tr><td>255</td><td>255 frame</td></tr></table>	SRE_DIM_FRAME[7:0]	Description	0h~2h	2 frame	3	4 frame	4	4 frame	5	5 frame	6	6 frame	:	:	:	:	254	254 frame	255	255 frame
		SRE_DIM_FRAME[7:0]	Description																			
		0h~2h	2 frame																			
		3	4 frame																			
		4	4 frame																			
		5	5 frame																			
		6	6 frame																			
		:	:																			
		:	:																			
		254	254 frame																			
		255	255 frame																			
		SRE_SC_GAIN_ADJ[2:0]: SRE saturation compensation gain value																				
SRE_HYSTERESIS_LIMIT[4:0]: SRE hysteresis limit value when hysteresis mode on																						
Restriction	None																					
Register Availability	<table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>	Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes													
Status	Availability																					
Normal Mode On, Idle Mode Off, Sleep Out	Yes																					
Normal Mode On, Idle Mode On, Sleep Out	Yes																					
Sleep In	Yes																					
Default	<table><tr><th>Status</th><th>Default Value</th></tr><tr><td>Power On Sequence</td><td>06h_00h_02h_20h_80h_1Ch_01h_08h_C0h</td></tr><tr><td>S/W Reset</td><td>06h_00h_02h_20h_80h_1Ch_01h_08h_C0h</td></tr><tr><td>H/W Reset</td><td>06h_00h_02h_20h_80h_1Ch_01h_08h_C0h</td></tr></table>	Status	Default Value	Power On Sequence	06h_00h_02h_20h_80h_1Ch_01h_08h_C0h	S/W Reset	06h_00h_02h_20h_80h_1Ch_01h_08h_C0h	H/W Reset	06h_00h_02h_20h_80h_1Ch_01h_08h_C0h													
Status	Default Value																					
Power On Sequence	06h_00h_02h_20h_80h_1Ch_01h_08h_C0h																					
S/W Reset	06h_00h_02h_20h_80h_1Ch_01h_08h_C0h																					
H/W Reset	06h_00h_02h_20h_80h_1Ch_01h_08h_C0h																					

5.5.4. IIE Saturation Enhancement Control 1 (1Ah~1Ch)

Command Page			Page 2																																																																												
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default																																																																				
1Ah	1st	W/R	0	0	SE_RATIO_L[5:0]						07h																																																																				
1Bh	1st	W/R	0	0	SE_RATIO_M[5:0]						09h																																																																				
1Ch	1st	W/R	0	0	SE_RATIO_H[5:0]						0Ch																																																																				
Description	SE_RATIO_L[5:0]: Define low saturation enhancement level of User Command 55h (Page0_R55h).																																																																														
	SE_RATIO_M[5:0]: Define medium saturation enhancement level of User Command 55h (Page0_R55h).																																																																														
	SE_RATIO_H[5:0]: Define high saturation enhancement level of User Command 55h (Page0_R55h).																																																																														
	$\text{Saturation}_{\text{enhanced}} = \text{Saturation}_{\text{original}} + (\text{Saturation}_{\text{original}} \times SE_RATIO)$																																																																														
	<table><tr><th>SE_RATIO_L[5:0] SE_RATIO_M[5:0] SE_RATIO_H[5:0]</th><th>Ratio (Dec)</th><th>SE_RATIO_L[5:0] SE_RATIO_M[5:0] SE_RATIO_H[5:0]</th><th>Ratio (Dec)</th></tr><tr><td>00h</td><td>0.0</td><td>10h</td><td>1.0</td></tr><tr><td>01h</td><td>0.0625</td><td>11h</td><td>1.0625</td></tr><tr><td>02h</td><td>0.125</td><td>12h</td><td>1.125</td></tr><tr><td>03h</td><td>0.1875</td><td>13h</td><td>1.1875</td></tr><tr><td>04h</td><td>0.25</td><td>14h</td><td>1.25</td></tr><tr><td>05h</td><td>0.3125</td><td>15h</td><td>1.3125</td></tr><tr><td>06h</td><td>0.375</td><td>16h</td><td>1.375</td></tr><tr><td>07h</td><td>0.4375</td><td>17h</td><td>1.4375</td></tr><tr><td>08h</td><td>0.5</td><td>18h</td><td>1.5</td></tr><tr><td>09h</td><td>0.5625</td><td>19h</td><td>1.5625</td></tr><tr><td>0Ah</td><td>0.625</td><td>1Ah</td><td>1.625</td></tr><tr><td>0Bh</td><td>0.6875</td><td>1Bh</td><td>1.6875</td></tr><tr><td>0Ch</td><td>0.75</td><td>1Ch</td><td>1.75</td></tr><tr><td>0Dh</td><td>0.8125</td><td>1Dh</td><td>1.8125</td></tr><tr><td>0Eh</td><td>0.875</td><td>1Eh</td><td>1.875</td></tr><tr><td>0Fh</td><td>0.9375</td><td>1Fh</td><td>1.9375</td></tr></table>											SE_RATIO_L[5:0] SE_RATIO_M[5:0] SE_RATIO_H[5:0]	Ratio (Dec)	SE_RATIO_L[5:0] SE_RATIO_M[5:0] SE_RATIO_H[5:0]	Ratio (Dec)	00h	0.0	10h	1.0	01h	0.0625	11h	1.0625	02h	0.125	12h	1.125	03h	0.1875	13h	1.1875	04h	0.25	14h	1.25	05h	0.3125	15h	1.3125	06h	0.375	16h	1.375	07h	0.4375	17h	1.4375	08h	0.5	18h	1.5	09h	0.5625	19h	1.5625	0Ah	0.625	1Ah	1.625	0Bh	0.6875	1Bh	1.6875	0Ch	0.75	1Ch	1.75	0Dh	0.8125	1Dh	1.8125	0Eh	0.875	1Eh	1.875	0Fh	0.9375	1Fh	1.9375
	SE_RATIO_L[5:0] SE_RATIO_M[5:0] SE_RATIO_H[5:0]	Ratio (Dec)	SE_RATIO_L[5:0] SE_RATIO_M[5:0] SE_RATIO_H[5:0]	Ratio (Dec)																																																																											
	00h	0.0	10h	1.0																																																																											
	01h	0.0625	11h	1.0625																																																																											
	02h	0.125	12h	1.125																																																																											
	03h	0.1875	13h	1.1875																																																																											
	04h	0.25	14h	1.25																																																																											
	05h	0.3125	15h	1.3125																																																																											
	06h	0.375	16h	1.375																																																																											
	07h	0.4375	17h	1.4375																																																																											
	08h	0.5	18h	1.5																																																																											
	09h	0.5625	19h	1.5625																																																																											
	0Ah	0.625	1Ah	1.625																																																																											
	0Bh	0.6875	1Bh	1.6875																																																																											
	0Ch	0.75	1Ch	1.75																																																																											
	0Dh	0.8125	1Dh	1.8125																																																																											
0Eh	0.875	1Eh	1.875																																																																												
0Fh	0.9375	1Fh	1.9375																																																																												
Restriction	None																																																																														
Register Availability	<table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>											Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes																																																												
Status	Availability																																																																														
Normal Mode On, Idle Mode Off, Sleep Out	Yes																																																																														
Normal Mode On, Idle Mode On, Sleep Out	Yes																																																																														
Sleep In	Yes																																																																														
Default	<table><tr><th>Status</th><th>Default Value</th></tr><tr><td>Power On Sequence</td><td>07h_09h_0Ch</td></tr><tr><td>S/W Reset</td><td>07h_09h_0Ch</td></tr><tr><td>H/W Reset</td><td>07h_09h_0Ch</td></tr></table>											Status	Default Value	Power On Sequence	07h_09h_0Ch	S/W Reset	07h_09h_0Ch	H/W Reset	07h_09h_0Ch																																																												
Status	Default Value																																																																														
Power On Sequence	07h_09h_0Ch																																																																														
S/W Reset	07h_09h_0Ch																																																																														
H/W Reset	07h_09h_0Ch																																																																														

5.5.5. IIE Saturation Protection Control (40h~4Fh)


Command Page			Page 2								
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default
40h	1st	W/R	0	0	0	LEVEL0_SR[4:0]					02h
41h	1st	W/R	0	0	0	LEVEL1_SR[4:0]					04h
42h	1st	W/R	0	0	0	LEVEL2_SR[4:0]					06h
43h	1st	W/R	0	0	0	LEVEL3_SR[4:0]					08h
44h	1st	W/R	0	0	0	LEVEL4_SR[4:0]					0Ah
45h	1st	W/R	0	0	0	LEVEL5_SR[4:0]					0Ch
46h	1st	W/R	0	0	0	LEVEL6_SR[4:0]					0Eh
47h	1st	W/R	0	0	0	LEVEL7_SR[4:0]					0Eh
48h	1st	W/R	0	0	0	LEVEL8_SR[4:0]					0Ch
49h	1st	W/R	0	0	0	LEVEL9_SR[4:0]					0Ah
4Ah	1st	W/R	0	0	0	LEVEL10_SR[4:0]					08h
4Bh	1st	W/R	0	0	0	LEVEL11_SR[4:0]					06h
4Ch	1st	W/R	0	0	0	LEVEL12_SR[4:0]					04h
4Dh	1st	W/R	0	0	0	LEVEL13_SR[4:0]					03h
4Eh	1st	W/R	0	0	0	LEVEL14_SR[4:0]					02h
4Fh	1st	W/R	0	0	0	LEVEL15_SR[4:0]					00h
Description		This register is used to restrict the enhancement gain of saturation enhancement. This function is able to use when PRT_EN=1.									
		LEVEL0_SR[4:0]: Adjust the weight value of saturation steps 0~15. LEVEL1_SR[4:0]: Adjust the weight value of saturation steps 16~31. LEVEL2_SR[4:0]: Adjust the weight value of saturation steps 32~47. LEVEL3_SR[4:0]: Adjust the weight value of saturation steps 48~63. LEVEL4_SR[4:0]: Adjust the weight value of saturation steps 64~79. LEVEL5_SR[4:0]: Adjust the weight value of saturation steps 80~95. LEVEL6_SR[4:0]: Adjust the weight value of saturation steps 96~111. LEVEL7_SR[4:0]: Adjust the weight value of saturation steps 128~143. LEVEL8_SR[4:0]: Adjust the weight value of saturation steps 144~159. LEVEL9_SR[4:0]: Adjust the weight value of saturation steps 160~175. LEVEL10_SR[4:0]: Adjust the weight value of saturation steps 176~191. LEVEL11_SR[4:0]: Adjust the weight value of saturation steps 192~207. LEVEL12_SR[4:0]: Adjust the weight value of saturation steps 208~223. LEVEL13_SR[4:0]: Adjust the weight value of saturation steps 224~239. LEVEL14_SR[4:0]: Adjust the weight value of saturation steps 240~255. LEVEL15_SR[4:0]: Adjust the weight value of saturation steps 256. $\text{Saturation}_{\text{enhanced}} = \text{Saturation}_{\text{original}} + (\text{Saturation}_{\text{original}} \times SE_RATIO \times PRT_RATIO)$ $PRT_RATIO = 0 \sim 1.0$									

Restriction	None								
Register Availability	<table border="1"> <thead> <tr> <th>Status</th><th>Availability</th></tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr> <tr> <td>Sleep In</td><td>Yes</td></tr> </tbody> </table>	Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability								
Normal Mode On, Idle Mode Off, Sleep Out	Yes								
Normal Mode On, Idle Mode On, Sleep Out	Yes								
Sleep In	Yes								
Default	<table border="1"> <thead> <tr> <th>Status</th><th>Default Value</th></tr> </thead> <tbody> <tr> <td>Power On Sequence</td><td>02h 04h 06h 08h 0Ah 0Ch 0Eh 0Eh 0Ch 0Ah 08h 06h 04h 03h 02h 00h</td></tr> <tr> <td>S/W Reset</td><td>02h 04h 06h 08h 0Ah 0Ch 0Eh 0Eh 0Ch 0Ah 08h 06h 04h 03h 02h 00h</td></tr> <tr> <td>H/W Reset</td><td>02h 04h 06h 08h 0Ah 0Ch 0Eh 0Eh 0Ch 0Ah 08h 06h 04h 03h 02h 00h</td></tr> </tbody> </table>	Status	Default Value	Power On Sequence	02h 04h 06h 08h 0Ah 0Ch 0Eh 0Eh 0Ch 0Ah 08h 06h 04h 03h 02h 00h	S/W Reset	02h 04h 06h 08h 0Ah 0Ch 0Eh 0Eh 0Ch 0Ah 08h 06h 04h 03h 02h 00h	H/W Reset	02h 04h 06h 08h 0Ah 0Ch 0Eh 0Eh 0Ch 0Ah 08h 06h 04h 03h 02h 00h
Status	Default Value								
Power On Sequence	02h 04h 06h 08h 0Ah 0Ch 0Eh 0Eh 0Ch 0Ah 08h 06h 04h 03h 02h 00h								
S/W Reset	02h 04h 06h 08h 0Ah 0Ch 0Eh 0Eh 0Ch 0Ah 08h 06h 04h 03h 02h 00h								
H/W Reset	02h 04h 06h 08h 0Ah 0Ch 0Eh 0Eh 0Ch 0Ah 08h 06h 04h 03h 02h 00h								

5.5.6. IIE Sharpness Enhancement Control (5Ah~5Ch)

Command Page			Page 2																																																																												
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default																																																																				
5Ah	1st	W/R	0	0	0	SHP_RATIO[4:0]					18h																																																																				
5Bh	1st	W/R	SHP_THR_H[7:0]									64h																																																																			
5Ch	1st	W/R	SHP_THR_L[7:0]									1Eh																																																																			
Description	This register sets the enhancement level of the sharpness enhancement. This function is able to use when SHP_EN=1																																																																														
	SHP_RATIO[4:0]: Adjust the ratio of sharpness enhancement.																																																																														
	$Y_{enh} = Y_{org} + (Y_{org} - \text{blur}(Y_{org})) \times \text{SHP_RATIO}$																																																																														
	<table><tr><th>SHP_RATIO[4:0]</th><th>Ratio (Dec)</th><th>SHP_RATIO[4:0]</th><th>Ratio (Dec)</th></tr><tr><td>00h</td><td>0.0</td><td>10h</td><td>2.0</td></tr><tr><td>01h</td><td>0.125</td><td>11h</td><td>2.125</td></tr><tr><td>02h</td><td>0.25</td><td>12h</td><td>2.25</td></tr><tr><td>03h</td><td>0.375</td><td>13h</td><td>2.375</td></tr><tr><td>04h</td><td>0.5</td><td>14h</td><td>2.5</td></tr><tr><td>05h</td><td>0.625</td><td>15h</td><td>2.625</td></tr><tr><td>06h</td><td>0.75</td><td>16h</td><td>2.75</td></tr><tr><td>07h</td><td>0.875</td><td>17h</td><td>2.875</td></tr><tr><td>08h</td><td>1.0</td><td>18h</td><td>3.0</td></tr><tr><td>09h</td><td>1.125</td><td>19h</td><td>3.125</td></tr><tr><td>0Ah</td><td>1.25</td><td>1Ah</td><td>3.25</td></tr><tr><td>0Bh</td><td>1.375</td><td>1Bh</td><td>3.375</td></tr><tr><td>0Ch</td><td>1.5</td><td>1Ch</td><td>3.5</td></tr><tr><td>0Dh</td><td>1.625</td><td>1Dh</td><td>3.625</td></tr><tr><td>0Eh</td><td>1.75</td><td>1Eh</td><td>3.75</td></tr><tr><td>0Fh</td><td>1.875</td><td>1Fh</td><td>3.875</td></tr></table>											SHP_RATIO[4:0]	Ratio (Dec)	SHP_RATIO[4:0]	Ratio (Dec)	00h	0.0	10h	2.0	01h	0.125	11h	2.125	02h	0.25	12h	2.25	03h	0.375	13h	2.375	04h	0.5	14h	2.5	05h	0.625	15h	2.625	06h	0.75	16h	2.75	07h	0.875	17h	2.875	08h	1.0	18h	3.0	09h	1.125	19h	3.125	0Ah	1.25	1Ah	3.25	0Bh	1.375	1Bh	3.375	0Ch	1.5	1Ch	3.5	0Dh	1.625	1Dh	3.625	0Eh	1.75	1Eh	3.75	0Fh	1.875	1Fh	3.875
	SHP_RATIO[4:0]	Ratio (Dec)	SHP_RATIO[4:0]	Ratio (Dec)																																																																											
	00h	0.0	10h	2.0																																																																											
	01h	0.125	11h	2.125																																																																											
	02h	0.25	12h	2.25																																																																											
	03h	0.375	13h	2.375																																																																											
	04h	0.5	14h	2.5																																																																											
	05h	0.625	15h	2.625																																																																											
	06h	0.75	16h	2.75																																																																											
	07h	0.875	17h	2.875																																																																											
	08h	1.0	18h	3.0																																																																											
	09h	1.125	19h	3.125																																																																											
0Ah	1.25	1Ah	3.25																																																																												
0Bh	1.375	1Bh	3.375																																																																												
0Ch	1.5	1Ch	3.5																																																																												
0Dh	1.625	1Dh	3.625																																																																												
0Eh	1.75	1Eh	3.75																																																																												
0Fh	1.875	1Fh	3.875																																																																												
SHP_THR_H[7:0]: Define Sharpness enhancement upper bound threshold.																																																																															
SHP_THR_L[7:0]: Define Sharpness enhancement lower bound threshold.																																																																															
Restriction	None																																																																														
Register Availability	<table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>											Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes																																																												
Status	Availability																																																																														
Normal Mode On, Idle Mode Off, Sleep Out	Yes																																																																														
Normal Mode On, Idle Mode On, Sleep Out	Yes																																																																														
Sleep In	Yes																																																																														
Default	<table><tr><th>Status</th><th>Default Value</th></tr><tr><td>Power On Sequence</td><td>18h_64h_1Eh</td></tr><tr><td>S/W Reset</td><td>18h_64h_1Eh</td></tr><tr><td>H/W Reset</td><td>18h_64h_1Eh</td></tr></table>											Status	Default Value	Power On Sequence	18h_64h_1Eh	S/W Reset	18h_64h_1Eh	H/W Reset	18h_64h_1Eh																																																												
Status	Default Value																																																																														
Power On Sequence	18h_64h_1Eh																																																																														
S/W Reset	18h_64h_1Eh																																																																														
H/W Reset	18h_64h_1Eh																																																																														

5.5.7. IIE Contrast Enhancement Control (60h~66h)

Command Page			Page 2																
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default								
60h	1st	W/R	0	0	CN_00[5:0]						0Eh								
61h	1st	W/R	0	0	CN_01[5:0]						18h								
62h	1st	W/R	0	0	CN_02[5:0]						24h								
63h	1st	W/R	0	0	CN_03[5:0]						28h								
64h	1st	W/R	0	0	CN_04[5:0]						24h								
65h	1st	W/R	0	0	CN_05[5:0]						18h								
66h	1st	W/R	0	0	CN_06[5:0]						0Eh								
Description	This register sets the weight value of the turning point of contrast gain cure. This function is able to use when CN_EN=1 CN_00[5:0]: Adjust the weight of S curve ratio of turning point 1. CN_01[5:0]: Adjust the weight of S curve ratio of turning point 2. CN_02[5:0]: Adjust the weight of S curve ratio of turning point 3. CN_03[5:0]: Adjust the weight of S curve ratio of turning point 4. CN_04[5:0]: Adjust the weight of S curve ratio of turning point 5. CN_05[5:0]: Adjust the weight of S curve ratio of turning point 6. CN_06[5:0]: Adjust the weight of S curve ratio of turning point 7. $Y_{enh} = Y_{org} + Y_{delta}$ 																		
Restriction	None																		
Register Availability	<table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>											Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																		
Normal Mode On, Idle Mode Off, Sleep Out	Yes																		
Normal Mode On, Idle Mode On, Sleep Out	Yes																		
Sleep In	Yes																		
Default	<table><tr><th>Status</th><th>Default Value</th></tr><tr><td>Power On Sequence</td><td>0Eh 18h 24h 28h 24h 18h 0Eh</td></tr><tr><td>S/W Reset</td><td>0Eh 18h 24h 28h 24h 18h 0Eh</td></tr><tr><td>H/W Reset</td><td>0Eh 18h 24h 28h 24h 18h 0Eh</td></tr></table>											Status	Default Value	Power On Sequence	0Eh 18h 24h 28h 24h 18h 0Eh	S/W Reset	0Eh 18h 24h 28h 24h 18h 0Eh	H/W Reset	0Eh 18h 24h 28h 24h 18h 0Eh
Status	Default Value																		
Power On Sequence	0Eh 18h 24h 28h 24h 18h 0Eh																		
S/W Reset	0Eh 18h 24h 28h 24h 18h 0Eh																		
H/W Reset	0Eh 18h 24h 28h 24h 18h 0Eh																		

5.5.8. IIE Auto White Balance 1 (D0h)

Command Page			Page 2																
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default								
D0h	1st	W/R	0	0	0	0	0	0	0	AWB_EN	00h								
Description		AWB_EN : Enable AWB function, active high.																	
Restriction		To enable this command, "EXTC Command Set enable register (FFh) "must set first.																	
Register Availability		<table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>										Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																		
Normal Mode On, Idle Mode Off, Sleep Out	Yes																		
Normal Mode On, Idle Mode On, Sleep Out	Yes																		
Sleep In	Yes																		
Default		<table><tr><th>Status</th><th>Default Value</th></tr><tr><td>Power On Sequence</td><td>00h</td></tr><tr><td>S/W Reset</td><td>00h</td></tr><tr><td>H/W Reset</td><td>00h</td></tr></table>										Status	Default Value	Power On Sequence	00h	S/W Reset	00h	H/W Reset	00h
Status	Default Value																		
Power On Sequence	00h																		
S/W Reset	00h																		
H/W Reset	00h																		

5.5.9. IIE Auto White Balance 2 (D1h~D4h)

Command Page			Page 2																
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default								
D1h	1st	W/R	0	0	R_AWB_1[9:8]		G_AWB_1[9:8]		B_AWB_1[9:8]		3Fh								
D2h	1st	W/R	R_AWB_1[7:0]								FFh								
D3h	1st	W/R	G_AWB_1[7:0]								FFh								
D4h	1st	W/R	B_AWB_1[7:0]								FFh								
Description		R_AWB_1[9:0] : Adjust the drop level of red. $R = R \times (1 + R_AWB_1)/1024$ G_AWB_1[9:0] : Adjust the drop level of green. $G = G \times (1 + G_AWB_1)/1024$ B_AWB_1[9:0] : Adjust the drop level of blue. $B = B \times (1 + B_AWB_1)/1024$																	
Restriction		To enable this command, “EXTC Command Set enable register (FFh) “must set first.																	
Register Availability		<table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>										Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																		
Normal Mode On, Idle Mode Off, Sleep Out	Yes																		
Normal Mode On, Idle Mode On, Sleep Out	Yes																		
Sleep In	Yes																		
Default		<table><tr><th>Status</th><th>Default Value</th></tr><tr><td>Power On Sequence</td><td>3Fh_FFh_FFh_FFh</td></tr><tr><td>S/W Reset</td><td>3Fh_FFh_FFh_FFh</td></tr><tr><td>H/W Reset</td><td>3Fh_FFh_FFh_FFh</td></tr></table>										Status	Default Value	Power On Sequence	3Fh_FFh_FFh_FFh	S/W Reset	3Fh_FFh_FFh_FFh	H/W Reset	3Fh_FFh_FFh_FFh
Status	Default Value																		
Power On Sequence	3Fh_FFh_FFh_FFh																		
S/W Reset	3Fh_FFh_FFh_FFh																		
H/W Reset	3Fh_FFh_FFh_FFh																		

5.5.10. IIE Auto White Balance 3 (D5~D8)

Command Page			Page 2																
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default								
D5h	1st	W/R	0	0	R_AWB_2[9:8]		G_AWB_2[9:8]		B_AWB_2[9:8]		3Fh								
D6h	1st	W/R	R_AWB_2[7:0]								FFh								
D7h	1st	W/R	G_AWB_2[7:0]								FFh								
D8h	1st	W/R	B_AWB_2[7:0]								FFh								
Description		R_AWB_2[9:0] : Adjust the drop level of red. $R = R \times (1 + R_AWB_2)/1024$ G_AWB_2[9:0] : Adjust the drop level of green. $G = G \times (1 + G_AWB_2)/1024$ B_AWB_2[9:0] : Adjust the drop level of blue. $B = B \times (1 + B_AWB_2)/1024$																	
Restriction		To enable this command, “EXTC Command Set enable register (FFh) “must set first.																	
Register Availability		<table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>										Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																		
Normal Mode On, Idle Mode Off, Sleep Out	Yes																		
Normal Mode On, Idle Mode On, Sleep Out	Yes																		
Sleep In	Yes																		
Default		<table><tr><th>Status</th><th>Default Value</th></tr><tr><td>Power On Sequence</td><td>3Fh_FFh_FFh_FFh</td></tr><tr><td>S/W Reset</td><td>3Fh_FFh_FFh_FFh</td></tr><tr><td>H/W Reset</td><td>3Fh_FFh_FFh_FFh</td></tr></table>										Status	Default Value	Power On Sequence	3Fh_FFh_FFh_FFh	S/W Reset	3Fh_FFh_FFh_FFh	H/W Reset	3Fh_FFh_FFh_FFh
Status	Default Value																		
Power On Sequence	3Fh_FFh_FFh_FFh																		
S/W Reset	3Fh_FFh_FFh_FFh																		
H/W Reset	3Fh_FFh_FFh_FFh																		

5.5.11. IIE Auto White Balance 4 (D9h~DCh)

Command Page			Page 2																
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default								
D9h	1st	W/R	0	0	R_AWB_3[9:8]		G_AWB_3[9:8]		B_AWB_3[9:8]		3Fh								
DAh	1st	W/R	R_AWB_3[7:0]								FFh								
DBh	1st	W/R	G_AWB_3[7:0]								FFh								
DCh	1st	W/R	B_AWB_3[7:0]								FFh								
Description		R_AWB_3[9:0] : Adjust the drop level of red. $R = R \times (1 + R_AWB_3)/1024$ G_AWB_3[9:0] : Adjust the drop level of green. $G = G \times (1 + G_AWB_3)/1024$ B_AWB_3[9:0] : Adjust the drop level of blue. $B = B \times (1 + B_AWB_3)/1024$																	
Restriction		To enable this command, “EXTC Command Set enable register (FFh) “must set first.																	
Register Availability		<table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>										Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																		
Normal Mode On, Idle Mode Off, Sleep Out	Yes																		
Normal Mode On, Idle Mode On, Sleep Out	Yes																		
Sleep In	Yes																		
Default		<table><tr><th>Status</th><th>Default Value</th></tr><tr><td>Power On Sequence</td><td>3Fh_FFh_FFh_FFh</td></tr><tr><td>S/W Reset</td><td>3Fh_FFh_FFh_FFh</td></tr><tr><td>H/W Reset</td><td>3Fh_FFh_FFh_FFh</td></tr></table>										Status	Default Value	Power On Sequence	3Fh_FFh_FFh_FFh	S/W Reset	3Fh_FFh_FFh_FFh	H/W Reset	3Fh_FFh_FFh_FFh
Status	Default Value																		
Power On Sequence	3Fh_FFh_FFh_FFh																		
S/W Reset	3Fh_FFh_FFh_FFh																		
H/W Reset	3Fh_FFh_FFh_FFh																		

5.5.12. IIE Auto White Balance 5 (DDh~E0h)

Command Page			Page 2																
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default								
DDh	1st	W/R	0	0	R_AWB_4[9:8]		G_AWB_4[9:8]		B_AWB_4[9:8]		3Fh								
DEh	1st	W/R	R_AWB_4[7:0]								FFh								
DFh	1st	W/R	G_AWB_4[7:0]								FFh								
E0h	1st	W/R	B_AWB_4[7:0]								FFh								
Description		R_AWB_4[9:0] : Adjust the drop level of red. $R = R \times (1 + R_AWB_4)/1024$ G_AWB_4[9:0] : Adjust the drop level of green. $G = G \times (1 + G_AWB_4)/1024$ B_AWB_4[9:0] : Adjust the drop level of blue. $B = B \times (1 + B_AWB_4)/1024$																	
Restriction		To enable this command, “EXTC Command Set enable register (FFh) “must set first.																	
Register Availability		<table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>										Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																		
Normal Mode On, Idle Mode Off, Sleep Out	Yes																		
Normal Mode On, Idle Mode On, Sleep Out	Yes																		
Sleep In	Yes																		
Default		<table><tr><th>Status</th><th>Default Value</th></tr><tr><td>Power On Sequence</td><td>3Fh_FFh_FFh_FFh</td></tr><tr><td>S/W Reset</td><td>3Fh_FFh_FFh_FFh</td></tr><tr><td>H/W Reset</td><td>3Fh_FFh_FFh_FFh</td></tr></table>										Status	Default Value	Power On Sequence	3Fh_FFh_FFh_FFh	S/W Reset	3Fh_FFh_FFh_FFh	H/W Reset	3Fh_FFh_FFh_FFh
Status	Default Value																		
Power On Sequence	3Fh_FFh_FFh_FFh																		
S/W Reset	3Fh_FFh_FFh_FFh																		
H/W Reset	3Fh_FFh_FFh_FFh																		

5.5.13. IIE Auto White Balance 6 (E1h~E4h)

Command Page			Page 2																
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default								
E1h	1st	W/R	0	0	R_AWB_5[9:8]		G_AWB_5[9:8]		B_AWB_5[9:8]		3Fh								
E2h	1st	W/R	R_AWB_5[7:0]								FFh								
E3h	1st	W/R	G_AWB_5[7:0]								FFh								
E4h	1st	W/R	B_AWB_5[7:0]								FFh								
Description		R_AWB_5[9:0] : Adjust the drop level of red. $R = R \times (1 + R_AWB_5)/1024$ G_AWB_5[9:0] : Adjust the drop level of green. $G = G \times (1 + G_AWB_5)/1024$ B_AWB_5[9:0] : Adjust the drop level of blue. $B = B \times (1 + B_AWB_5)/1024$																	
Restriction		To enable this command, “EXTC Command Set enable register (FFh) “must set first.																	
Register Availability		<table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>										Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																		
Normal Mode On, Idle Mode Off, Sleep Out	Yes																		
Normal Mode On, Idle Mode On, Sleep Out	Yes																		
Sleep In	Yes																		
Default		<table><tr><th>Status</th><th>Default Value</th></tr><tr><td>Power On Sequence</td><td>3Fh_FFh_FFh_FFh</td></tr><tr><td>S/W Reset</td><td>3Fh_FFh_FFh_FFh</td></tr><tr><td>H/W Reset</td><td>3Fh_FFh_FFh_FFh</td></tr></table>										Status	Default Value	Power On Sequence	3Fh_FFh_FFh_FFh	S/W Reset	3Fh_FFh_FFh_FFh	H/W Reset	3Fh_FFh_FFh_FFh
Status	Default Value																		
Power On Sequence	3Fh_FFh_FFh_FFh																		
S/W Reset	3Fh_FFh_FFh_FFh																		
H/W Reset	3Fh_FFh_FFh_FFh																		

5.5.14. IIE Auto White Balance 7 (E5h~E8h)

Command Page			Page 2																
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default								
E5h	1st	W/R	0	0	R_AWB_6[9:8]		G_AWB_6[9:8]		B_AWB_6[9:8]		3Fh								
E6h	1st	W/R	R_AWB_6[7:0]								FFh								
E7h	1st	W/R	G_AWB_6[7:0]								FFh								
E8h	1st	W/R	B_AWB_6[7:0]								FFh								
Description		R_AWB_6[9:0] : Adjust the drop level of red. $R = R \times (1 + R_AWB_6)/1024$ G_AWB_6[9:0] : Adjust the drop level of green. $G = G \times (1 + G_AWB_6)/1024$ B_AWB_6[9:0] : Adjust the drop level of blue. $B = B \times (1 + B_AWB_6)/1024$																	
Restriction		To enable this command, “EXTC Command Set enable register (FFh) “must set first.																	
Register Availability		<table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>										Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																		
Normal Mode On, Idle Mode Off, Sleep Out	Yes																		
Normal Mode On, Idle Mode On, Sleep Out	Yes																		
Sleep In	Yes																		
Default		<table><tr><th>Status</th><th>Default Value</th></tr><tr><td>Power On Sequence</td><td>3Fh_FFh_FFh_FFh</td></tr><tr><td>S/W Reset</td><td>3Fh_FFh_FFh_FFh</td></tr><tr><td>H/W Reset</td><td>3Fh_FFh_FFh_FFh</td></tr></table>										Status	Default Value	Power On Sequence	3Fh_FFh_FFh_FFh	S/W Reset	3Fh_FFh_FFh_FFh	H/W Reset	3Fh_FFh_FFh_FFh
Status	Default Value																		
Power On Sequence	3Fh_FFh_FFh_FFh																		
S/W Reset	3Fh_FFh_FFh_FFh																		
H/W Reset	3Fh_FFh_FFh_FFh																		

5.5.15. IIE Auto White Balance 8 (E9h~ECh)

Command Page			Page 2																
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default								
E9h	1st	W/R	0	0	R_AWB_7[9:8]		G_AWB_7[9:8]		B_AWB_7[9:8]		3Fh								
EAh	1st	W/R	R_AWB_7[7:0]								FFh								
EBh	1st	W/R	G_AWB_7[7:0]								FFh								
ECh	1st	W/R	B_AWB_7[7:0]								FFh								
Description		R_AWB_7[9:0] : Adjust the drop level of red. $R = R \times (1 + R_AWB_7)/1024$ G_AWB_7[9:0] : Adjust the drop level of green. $G = G \times (1 + G_AWB_7)/1024$ B_AWB_7[9:0] : Adjust the drop level of blue. $B = B \times (1 + B_AWB_7)/1024$																	
Restriction		To enable this command, “EXTC Command Set enable register (FFh) “must set first.																	
Register Availability		<table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>										Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																		
Normal Mode On, Idle Mode Off, Sleep Out	Yes																		
Normal Mode On, Idle Mode On, Sleep Out	Yes																		
Sleep In	Yes																		
Default		<table><tr><th>Status</th><th>Default Value</th></tr><tr><td>Power On Sequence</td><td>3Fh_FFh_FFh_FFh</td></tr><tr><td>S/W Reset</td><td>3Fh_FFh_FFh_FFh</td></tr><tr><td>H/W Reset</td><td>3Fh_FFh_FFh_FFh</td></tr></table>										Status	Default Value	Power On Sequence	3Fh_FFh_FFh_FFh	S/W Reset	3Fh_FFh_FFh_FFh	H/W Reset	3Fh_FFh_FFh_FFh
Status	Default Value																		
Power On Sequence	3Fh_FFh_FFh_FFh																		
S/W Reset	3Fh_FFh_FFh_FFh																		
H/W Reset	3Fh_FFh_FFh_FFh																		

5.5.16. IIE Auto White Balance 9 (EDh)

Command Page			Page 2																
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default								
EDh	1st	W/R	Color_Temp_Adj[7:0]									60h							
Description	Color_Temp_Adj : Adjust color temperature.																		
	Color_Temp_Adj[7:0]					Adjust Value													
	7'h00					AWB_1													
	7'h01					AWB_1 * (31/32) + AWB_2 * (1/32)													
	7'h02					AWB_1 * (30/32) + AWB_2 * (2/32)													
																			
	7'h1F					AWB_1 * (1/32) + AWB_2 * (31/32)													
	7'h20					AWB_2													
	7'h21					AWB_2 * (31/32) + AWB_3 * (1/32)													
	7'h22					AWB_2 * (30/32) + AWB_3 * (2/32)													
																			
	7'h3F					AWB_2 * (1/32) + AWB_3 * (31/32)													
	7'h40					AWB_3													
	7'h41					AWB_3 * (31/32) + AWB_4 * (1/32)													
	7'h42					AWB_3 * (30/32) + AWB_4 * (2/32)													
																			
	7'h5F					AWB_3 * (1/32) + AWB_4 * (31/32)													
	7'h60					AWB_4													
	7'h61					AWB_4 * (31/32) + AWB_5 * (1/32)													
	7'h62					AWB_4 * (30/32) + AWB_5 * (2/32)													
																			
	7'h7F					AWB_4 * (1/32) + AWB_5 * (31/32)													
	7'h80					AWB_5													
	7'h81					AWB_5 * (31/32) + AWB_6 * (1/32)													
	7'h82					AWB_5 * (30/32) + AWB_6 * (2/32)													
																			
	7'h9F					AWB_5 * (1/32) + AWB_6 * (31/32)													
	7'hA0					AWB_6													
	7'hA1					AWB_6 * (31/32) + AWB_7 * (1/32)													
	7'hA2					AWB_6 * (30/32) + AWB_7 * (2/32)													
																			
	7'hBF					AWB_6 * (1/32) + AWB_7 * (31/32)													
	7'hC0					AWB_7													
	7'hC1					Reserved													
																			
	7'hFF					Reserved													
Restriction	To enable this command, “EXTC Command Set enable register (FFh) “must set first.																		
Register Availability	<table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>											Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																		
Normal Mode On, Idle Mode Off, Sleep Out	Yes																		
Normal Mode On, Idle Mode On, Sleep Out	Yes																		
Sleep In	Yes																		

Default		
	Status	Default Value
	Power On Sequence	60h
	S/W Reset	60h
	H/W Reset	60h

5.5.17. EXTC Command Set Enable Register (FFh)

Command Page			Page 2																																		
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default																										
FFh	1st	W	1	0	0	1	1	0	0	0	98h																										
	2nd	W	1	0	0	0	0	0	0	1	81h																										
	3rd	W	PAGE[7:0]									02h																									
Description	PAGE[7:0]: Set the command page.																																				
	<table><tr><th>PAGE[7:0]</th><th>Command Page</th></tr><tr><td>00h</td><td>Page 0</td></tr><tr><td>01h</td><td>Page 1</td></tr><tr><td>02h</td><td>Page 2</td></tr><tr><td>03h</td><td>Page 3</td></tr><tr><td>04h</td><td>Page 4</td></tr><tr><td>05h</td><td>Page 5</td></tr><tr><td>06h</td><td>Page 6</td></tr><tr><td>07h</td><td>Page 7</td></tr><tr><td>08h</td><td>Page 8</td></tr><tr><td>09h</td><td>Page 9</td></tr><tr><td>0Ah</td><td>Page 10</td></tr><tr><td>Others</td><td>Reserved</td></tr></table>											PAGE[7:0]	Command Page	00h	Page 0	01h	Page 1	02h	Page 2	03h	Page 3	04h	Page 4	05h	Page 5	06h	Page 6	07h	Page 7	08h	Page 8	09h	Page 9	0Ah	Page 10	Others	Reserved
	PAGE[7:0]	Command Page																																			
	00h	Page 0																																			
	01h	Page 1																																			
	02h	Page 2																																			
	03h	Page 3																																			
	04h	Page 4																																			
	05h	Page 5																																			
	06h	Page 6																																			
	07h	Page 7																																			
	08h	Page 8																																			
	09h	Page 9																																			
	0Ah	Page 10																																			
	Others	Reserved																																			
Set the register, 1 st Parameter = 98h, 2 nd Parameter = 81h, 3 rd Parameter = Page value to enable “Page command set” available																																					
See section “5.1 Command Flow”.																																					
Restriction	None																																				
Register Availability	<table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>											Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes																		
	Status	Availability																																			
	Normal Mode On, Idle Mode Off, Sleep Out	Yes																																			
	Normal Mode On, Idle Mode On, Sleep Out	Yes																																			
Sleep In	Yes																																				
Default	<table><tr><th>Status</th><th>Default Value</th></tr><tr><td>Power On Sequence</td><td>02h</td></tr><tr><td>S/W Reset</td><td>02h</td></tr><tr><td>H/W Reset</td><td>02h</td></tr></table>											Status	Default Value	Power On Sequence	02h	S/W Reset	02h	H/W Reset	02h																		
	Status	Default Value																																			
	Power On Sequence	02h																																			
	S/W Reset	02h																																			
H/W Reset	02h																																				

5.6. Page 3 Command Description

5.6.1. GIP Setting 1 (01h~44h)

Command Page			Page 3								
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default
01h	1st	W/R	Reserve for other setting								-
02h	1st	W/R	Reserve for other setting								-
03h	1st	W/R	STV_A_Rise[9:8]		Phase_STV_A[1:0]		Overlap_STV_A[2:0]				-
04h	1st	W/R	STV_B_Rise[9:8]		Phase_STV_B[1:0]		Overlap_STV_B[2:0]				-
05h	1st	W/R	STV_C_Rise[9:8]		Phase_STV_C[1:0]		Overlap_STV_C[2:0]				-
06h	1st	W/R	STV_A_Rise[7:0]								-
07h	1st	W/R	STV_B_Rise[7:0]								-
08h	1st	W/R	STV_C_Rise[7:0]								-
09h	1st	W/R	FTI_1_Rise[7:0]								-
0Ah	1st	W/R	FTI_2_Rise[7:0]								-
0Bh	1st	W/R	FTI_3_Rise[7:0]								-
0Ch	1st	W/R	FTI_1_Fall[7:0]								-
0Dh	1st	W/R	FTI_2_Fall[7:0]								-
0Eh	1st	W/R	FTI_3_Fall[7:0]								-
0Fh	1st	W/R	CLW_1_Rise[7:0]								-
10h	1st	W/R	CLW_2_Rise[7:0]								-
11h	1st	W/R	Reserve for other setting								-
12h	1st	W/R	Reserve for other setting								-
13h	1st	W/R	CLW_X_Fall[7:0]								-
14h	1st	W/R	Reserve for other setting								-
15h	1st	W/R	GPM_R_Stage_i[7:0]								-
16h	1st	W/R	GPM_R_Stage_ii[7:0]								-
17h	1st	W/R	GPM_F_Stage_i[7:0]								-
18h	1st	W/R	GPM_F_Stage_ii[7:0]								-
19h	1st	W/R	Reserve for other setting								-
1Ah	1st	W/R	Reserve for other setting								-
1Bh	1st	W/R	Reserve for other setting								-
1Ch	1st	W/R	Reserve for other setting								-
1Dh	1st	W/R	Reserve for other setting								-
1Eh	1st	W/R	GS_ENA	CLK_A_Rise[10:8]			Reserve for other setting	CLK_A_Fall[10:8]			-
1Fh	1st	W/R	Reserve for other setting	CLK_B_Rise[10:8]			Reserve for other setting	CLK_B_Fall[10:8]			-
20h	1st	W/R	CLK_A_Rise[7:0]								-
21h	1st	W/R	CLK_A_Fall[7:0]								-
22h	1st	W/R	CLK_B_Rise[7:0]								-
23h	1st	W/R	Reserve for other setting								-
24h	1st	W/R	CLK_Keep_Pos1[7:0]								-
25h	1st	W/R	CLK_Keep_Pos2[7:0]								-
26h	1st	W/R	Reserve for other setting								-
27h	1st	W/R	Reserve for other setting								-
28h	1st	W/R	CLK_Dis able	CLK_x_Numb[2:0]			CLK_Ke ep	Phase_CLK[2:0]			-
29h	1st	W/R	Reserve for other setting				Overlap_CLK[3:0]				-
2Ah	1st	W/R	Reserve for other setting								-
2Bh	1st	W/R	Reserve for other setting								-
2Ch	1st	W/R	Reserve for other setting								-
2Dh	1st	W/R	Reserve for other setting								-
2Eh	1st	W/R	Reserve for other setting								-

The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.

2Fh	1st	W/R	Reserve for other setting	-
30h	1st	W/R	Reserve for other setting	-
31h	1st	W/R	Reserve for other setting	-
32h	1st	W/R	Reserve for other setting	-
33h	1st	W/R	Reserve for other setting	-
34h	1st	W/R	Reserve for other setting	-
35h	1st	W/R	Reserve for other setting	-
36h	1st	W/R	Reserve for other setting	-
37h	1st	W/R	Reserve for other setting	-
38h	1st	W/R	Reserve for other setting	-
39h	1st	W/R	Reserve for other setting	-
3Ah	1st	W/R	Reserve for other setting	-
3Bh	1st	W/R	Reserve for other setting	-
3Ch	1st	W/R	Reserve for other setting	-
3Dh	1st	W/R	Reserve for other setting	-
3Eh	1st	W/R	Reserve for other setting	-
3Fh	1st	W/R	Reserve for other setting	-
40h	1st	W/R	Reserve for other setting	-
41h	1st	W/R	Reserve for other setting	-
42h	1st	W/R	Reserve for other setting	-
43h	1st	W/R	Reserve for other setting	-
44h	1st	W/R	Reserve for other setting	-

Description

GS_ENA : Internal gate reverse function.

GS_ENA	Description
0	On
1	Off

CLK_X_Numb[2:0] : Number of CLK reverse.(internal gate reverse function)

CLK_X_Numb[2:0]	Number of CLK
000	2
001	4
010	6
011	8
100	10
101	12
110	14
111	16

Note: Normally, set CLK_X_Numb[2:0] = Phase_CLK[2:0]
CLK_Disable : reg_CLK_Keep_PosX setting.

CLK_Disable	Description
0	Enable
1	Disable

CLK_Keep : CLK toggle continuously.


CLK_Keep	Description
0	Not Keep CLK
1	Keep CLK

FTI_n_Rise[7:0] / CLW_n_Rise[7:0] / CLW_x_Fall[7:0] / FTI_n_Fall[7:0], n = 1 ~ 3

GPM_R_Stage_i[7:0] / GPM_R_Stage_i[7:0] / GPM_F_Stage_i[7:0] / GPM_F_Stage_ii[7:0] :

FTI_n_Rise[7:0] / CLW_n_Rise[7:0] / CLW_x_Fall[7:0] / FTI_n_Fall[7:0] / GPM_R_Stage_i[7:0] / GPM_R_Stage_i[7:0] / GPM_F_Stage_i[7:0] / GPM_F_Stage_ii[7:0]	OP_CLK
8'h00	0 * T _{OP_CLK}
8'h01	2 * T _{OP_CLK}
8'h02	4 * T _{OP_CLK}
:	:
:	:
8'hFE	508 * T _{OP_CLK}
8'hFF	510 * T _{OP_CLK}

Note1 : T_{OP_CLK} : 62.5ns



Notes: CLK_R, CLK_BR will keep VGL between CLK_Keep_Pos1 and CLK_A_Rise setting point.

CLK_L, CLK_BL will keep VGL between CLK_Keep_Pos2 and CLK_B_Rise setting point.


Phase_STV_A[1:0] / Phase_STV_B [1:0] / Phase_STV_C [1:0] :

Phase_STV_A[1:0] / Phase_STV_B [1:0] / Phase_STV_C [1:0]	Number of CLK
00	1
01	2
10	3
11	4

Overlap_STV_A[2:0] / Overlap_STV_B [2:0] / Overlap_STV_C [2:0]:

Overlap_STV_A[2:0] / Overlap_STV_B [2:0] / Overlap_STV_C [2:0]	Overlap of CLK
000	1H

001	2H
010	3H
011	4H
100	5H
101	6H
110	7H
111	8H




Phase_CLK[2:0] :

Phase CLK [2:0]	Number of CLK
000	2
001	4
010	6
011	8
100	10
101	12
110	14
111	16

Overlap_CLK[1:0] :

Overlap CLK [2:0]	Overlap of CLK
000	1H
001	2H
010	3H
011	4H
100	5H
101	6H
110	7H
111	8H



Note : CLK_X_Fall: The last clk rising edge position

Restriction

To enable this command, "Page 3 Command Set enable register (FFh) " must set first.

Register
Availability

Status	Availability
Normal Mode On, Idle Mode Off, Sleep Out	Yes
Normal Mode On, Idle Mode On, Sleep Out	Yes
Sleep In	Yes

5.6.2. GIP Setting 2 (50h~5Dh)

Command Page			Page 3																
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default								
50h	1st	W/R	STV_1_MUX[2:0]				STV_2_MUX[2:0]				-								
51h	1st	W/R	STV_3_MUX[2:0]				STV_4_MUX[2:0]				-								
52h	1st	W/R	STV_5_MUX[2:0]				STV_6_MUX[2:0]				-								
53h	1st	W/R	STV_7_MUX[2:0]				STV_8_MUX[2:0]				-								
54h	1st	W/R	STV_9_MUX[2:0]				STV_10_MUX[2:0]				-								
55h	1st	W/R	STV_11_MUX[2:0]				STV_12_MUX[2:0]				-								
56h	1st	W/R	CLK_1_MUX[2:0]				CLK_2_MUX[2:0]				-								
57h	1st	W/R	CLK_3_MUX[2:0]				CLK_4_MUX[2:0]				-								
58h	1st	W/R	CLK_5_MUX[2:0]				CLK_6_MUX[2:0]				-								
59h	1st	W/R	CLK_7_MUX[2:0]				CLK_8_MUX[2:0]				-								
5Ah	1st	W/R	CLK_9_MUX[2:0]				CLK_10_MUX[2:0]				-								
5Bh	1st	W/R	CLK_11_MUX[2:0]				CLK_12_MUX[2:0]				-								
5Ch	1st	W/R	CLK_13_MUX[2:0]				CLK_14_MUX[2:0]				-								
5Dh	1st	W/R	CLK_15_MUX[2:0]				CLK_16_MUX[2:0]				-								
Description		Change GIP signal timing output pin map.																	
Restriction		To enable this command, “Page 3 Command Set enable register (FFh) ” must set first.																	
Register Availability		<table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>										Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																		
Normal Mode On, Idle Mode Off, Sleep Out	Yes																		
Normal Mode On, Idle Mode On, Sleep Out	Yes																		
Sleep In	Yes																		

5.6.3. GIP Setting 3 (5Eh~8Ah)

Command Page			Page 3								
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default
5Eh	1st	W/R	Reserve for other setting			BACKW ARDS	Reserve for other setting			FORWA RDS	-
5Fh	1st	W/R	0			GOUT_01_MUX_FW[4:0]					-
60h	1st	W/R	0			GOUT_02_MUX_FW[4:0]					-
61h	1st	W/R	0			GOUT_03_MUX_FW[4:0]					-
62h	1st	W/R	0			GOUT_04_MUX_FW[4:0]					-
63h	1st	W/R	0			GOUT_05_MUX_FW[4:0]					-
64h	1st	W/R	0			GOUT_06_MUX_FW[4:0]					-
65h	1st	W/R	0			GOUT_07_MUX_FW[4:0]					-
66h	1st	W/R	0			GOUT_08_MUX_FW[4:0]					-
67h	1st	W/R	0			GOUT_09_MUX_FW[4:0]					-
68h	1st	W/R	0			GOUT_10_MUX_FW[4:0]					-
69h	1st	W/R	0			GOUT_11_MUX_FW[4:0]					-
6Ah	1st	W/R	0			GOUT_12_MUX_FW[4:0]					-
6Bh	1st	W/R	0			GOUT_13_MUX_FW[4:0]					-
6Ch	1st	W/R	0			GOUT_14_MUX_FW[4:0]					-
6Dh	1st	W/R	0			GOUT_15_MUX_FW[4:0]					-
6Eh	1st	W/R	0			GOUT_16_MUX_FW[4:0]					-
6Fh	1st	W/R	0			GOUT_17_MUX_FW[4:0]					-
70h	1st	W/R	0			GOUT_18_MUX_FW[4:0]					-
71h	1st	W/R	0			GOUT_19_MUX_FW[4:0]					-
72h	1st	W/R	0			GOUT_20_MUX_FW[4:0]					-
73h	1st	W/R	0			GOUT_21_MUX_FW[4:0]					-
74h	1st	W/R	0			GOUT_22_MUX_FW[4:0]					-
75h	1st	W/R	0			GOUT_01_MUX_BW[4:0]					-
76h	1st	W/R	0			GOUT_02_MUX_BW[4:0]					-
77h	1st	W/R	0			GOUT_03_MUX_BW[4:0]					-
78h	1st	W/R	0			GOUT_04_MUX_BW[4:0]					-
79h	1st	W/R	0			GOUT_05_MUX_BW[4:0]					-
7Ah	1st	W/R	0			GOUT_06_MUX_BW[4:0]					-
7Bh	1st	W/R	0			GOUT_07_MUX_BW[4:0]					-
7Ch	1st	W/R	0			GOUT_08_MUX_BW[4:0]					-
7Dh	1st	W/R	0			GOUT_09_MUX_BW[4:0]					-
7Eh	1st	W/R	0			GOUT_10_MUX_BW[4:0]					-
7Fh	1st	W/R	0			GOUT_11_MUX_BW[4:0]					-
80h	1st	W/R	0			GOUT_12_MUX_BW[4:0]					-
81h	1st	W/R	0			GOUT_13_MUX_BW[4:0]					-
82h	1st	W/R	0			GOUT_14_MUX_BW[4:0]					-
83h	1st	W/R	0			GOUT_15_MUX_BW[4:0]					-
84h	1st	W/R	0			GOUT_16_MUX_BW[4:0]					-
85h	1st	W/R	0			GOUT_17_MUX_BW[4:0]					-
86h	1st	W/R	0			GOUT_18_MUX_BW[4:0]					-
87h	1st	W/R	0			GOUT_19_MUX_BW[4:0]					-
88h	1st	W/R	0			GOUT_20_MUX_BW[4:0]					-
89h	1st	W/R	0			GOUT_21_MUX_BW[4:0]					-
8Ah	1st	W/R	0			GOUT_22_MUX_BW[4:0]					-
Description		BACKWARDS : Backward Scan Exchange Mode.									
		BACKWARDS					Description				
		0					Original				
		1					Exchange				

FORWARDS : Forward Scan Exchange Mode.

FORWARDS	Description
0	Original
1	Exchange

GOUT_XX_MUX_FW[4:0] / GOUT_XX_MUX_BW[4:0] : These setting are the output status of GOUT[1:44].

GOUT_XX_MUX_FW[4:0] / GOUT_XX_MUX_BW[4:0]	Description
00h	If the GS=0, the setting is VGL, or if GS=1, the setting is VGH
01h	If the GS=0, the setting is VGH, or if GS=1, the setting is VGL
02h	VGL
03h	GND
04h	VSP
05h	VGH
06h	MUX2_STVA1_OUT
07h	MUX2_STVA3_OUT
08h	MUX2_STVB1_OUT
09h	MUX2_STVB3_OUT
0Ah	MUX2_STVC1_OUT
0Bh	MUX2_STVC3_OUT
0Ch	MUX2_CLKA1_OUT
0Dh	MUX2_CLKA3_OUT
0Eh	MUX2_CLKA5_OUT
0Fh	MUX2_CLKA7_OUT
10h	MUX2_CLKA9_OUT
11h	MUX2_CLKA11_OUT
12h	MUX2_CLKA13_OUT
13h	MUX2_CLKA15_OUT
14h	reserved
15h	reserved
16h	reserved
17h	reserved

Note : XX mean from 01 to 22.

Restriction

To enable this command, "Page 3 Command Set enable register (FFh) " must set first.

Register

Availability

Status	Availability
Normal Mode On, Idle Mode Off, Sleep Out	Yes
Normal Mode On, Idle Mode On, Sleep Out	Yes
Sleep In	Yes

5.6.4. EXTC Command Set Enable Register (FFh)

Command Page			Page 3																																		
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default																										
FFh	1st	W	1	0	0	1	1	0	0	0	98h																										
	2nd	W	1	0	0	0	0	0	0	1	81h																										
	3rd	W	PAGE[7:0]									03h																									
Description	PAGE[7:0]: Set the command page.																																				
	<table><tr><th>PAGE[7:0]</th><th>Command Page</th></tr><tr><td>00h</td><td>Page 0</td></tr><tr><td>01h</td><td>Page 1</td></tr><tr><td>02h</td><td>Page 2</td></tr><tr><td>03h</td><td>Page 3</td></tr><tr><td>04h</td><td>Page 4</td></tr><tr><td>05h</td><td>Page 5</td></tr><tr><td>06h</td><td>Page 6</td></tr><tr><td>07h</td><td>Page 7</td></tr><tr><td>08h</td><td>Page 8</td></tr><tr><td>09h</td><td>Page 9</td></tr><tr><td>0Ah</td><td>Page 10</td></tr><tr><td>Others</td><td>Reserved</td></tr></table>											PAGE[7:0]	Command Page	00h	Page 0	01h	Page 1	02h	Page 2	03h	Page 3	04h	Page 4	05h	Page 5	06h	Page 6	07h	Page 7	08h	Page 8	09h	Page 9	0Ah	Page 10	Others	Reserved
	PAGE[7:0]	Command Page																																			
	00h	Page 0																																			
	01h	Page 1																																			
	02h	Page 2																																			
	03h	Page 3																																			
	04h	Page 4																																			
	05h	Page 5																																			
	06h	Page 6																																			
	07h	Page 7																																			
	08h	Page 8																																			
	09h	Page 9																																			
	0Ah	Page 10																																			
Others	Reserved																																				
Set the register, 1 st Parameter = 98h, 2 nd Parameter = 81h, 3 rd Parameter = Page value to enable “Page command set” available																																					
See section “5.1 Command Flow”.																																					
Restriction	None																																				
Register Availability	<table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>											Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes																		
Status	Availability																																				
Normal Mode On, Idle Mode Off, Sleep Out	Yes																																				
Normal Mode On, Idle Mode On, Sleep Out	Yes																																				
Sleep In	Yes																																				
Default	<table><tr><th>Status</th><th>Default Value</th></tr><tr><td>Power On Sequence</td><td>03h</td></tr><tr><td>S/W Reset</td><td>03h</td></tr><tr><td>H/W Reset</td><td>03h</td></tr></table>											Status	Default Value	Power On Sequence	03h	S/W Reset	03h	H/W Reset	03h																		
Status	Default Value																																				
Power On Sequence	03h																																				
S/W Reset	03h																																				
H/W Reset	03h																																				

5.7. Page 4 Command Description

5.7.1. DSI Lanes Control (00h)

Command Page			Page 4																
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default								
00h	1st	W/R	MIPI_LANE_SEL	0	0	0	0	0	0	0	80h								
Description		MIPI_LANE_SEL: MIPI DSI lane number selection <i>Note: When use this setting, please reference to chapter 4.1 “DSI System Interface”.</i>																	
Restriction		None																	
Register Availability		<table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>										Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																		
Normal Mode On, Idle Mode Off, Sleep Out	Yes																		
Normal Mode On, Idle Mode On, Sleep Out	Yes																		
Sleep In	Yes																		
Default		<table><tr><th>Status</th><th>Default Value</th></tr><tr><td>Power On Sequence</td><td>80h</td></tr><tr><td>S/W Reset</td><td>80h</td></tr><tr><td>H/W Reset</td><td>80h</td></tr></table>										Status	Default Value	Power On Sequence	80h	S/W Reset	80h	H/W Reset	80h
Status	Default Value																		
Power On Sequence	80h																		
S/W Reset	80h																		
H/W Reset	80h																		

5.7.2. SSC Function (0Bh,0Eh)

Command Page			Page 4								
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default
0Bh	1st	W/R	SSC_DI G_EN	SSC_DIG_STEP[2:0]			0	0	0	0	00h
0Eh	1st	W/R	SSC_DIG_CNT[7:0]								00h
Description		SSC_DIG_EN : Enable/disable the SSC(Spread Spectrum Clock) function.									
		SSC_DIG_STEP[2:0] : Set SSC parameter.									
		SSC_DIG_CNT[7:0] : Set SSC parameter.									
		SSC		Address 0Bh			Address 0Eh				
		±1%		80h			17h				
		±2%		90h			0Bh				
		Others		Reserved			Reserved				
Restriction		None									
Register Availability				Status			Availability				
				Normal Mode On, Idle Mode Off, Sleep Out			Yes				
				Normal Mode On, Idle Mode On, Sleep Out			Yes				
				Sleep In			Yes				
Default				Status			Default Value				
				Power On Sequence			00h_00h				
				S/W Reset			00h_00h				
				H/W Reset			00h_00h				

5.7.3. Charge-Pump Setting (21h)

Command Page			Page 4																								
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default																
21h	1st	W/R	DMY_PU MP	0	1	1	0	0	0	0	B0h																
Description		DMY_PUMP: Control the driver behavior when host stop transferring video data.																									
		DMY_PUMP		Description																							
		0		Charge-Pump VGH/VGL keep pumping and display shows smallest gamma voltage																							
1		Charge-Pump VGH/VGL keep pumping																									
Restriction		None																									
Register Availability		<table><tr><th colspan="2">Status</th><th colspan="2">Availability</th></tr><tr><td colspan="2">Normal Mode On, Idle Mode Off, Sleep Out</td><td colspan="2">Yes</td></tr><tr><td colspan="2">Normal Mode On, Idle Mode On, Sleep Out</td><td colspan="2">Yes</td></tr><tr><td colspan="2">Sleep In</td><td colspan="2">Yes</td></tr></table>										Status		Availability		Normal Mode On, Idle Mode Off, Sleep Out		Yes		Normal Mode On, Idle Mode On, Sleep Out		Yes		Sleep In		Yes	
												Status		Availability													
												Normal Mode On, Idle Mode Off, Sleep Out		Yes													
												Normal Mode On, Idle Mode On, Sleep Out		Yes													
Sleep In		Yes																									
Default		<table><tr><th colspan="2">Status</th><th colspan="2">Default Value</th></tr><tr><td colspan="2">Power On Sequence</td><td colspan="2">B0h</td></tr><tr><td colspan="2">S/W Reset</td><td colspan="2">B0h</td></tr><tr><td colspan="2">H/W Reset</td><td colspan="2">B0h</td></tr></table>										Status		Default Value		Power On Sequence		B0h		S/W Reset		B0h		H/W Reset		B0h	
												Status		Default Value													
												Power On Sequence		B0h													
												S/W Reset		B0h													
H/W Reset		B0h																									

5.7.4. Internal SD Timing Control (26h)

Command Page			Page 4								
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default
26h	1st	W/R	DET_TOLERANCE_OP[3:0]				0	1	1	0	76h
Description		DET_TOLERANCE_OP[3:0]: Control internal SD timing between latch1 load into latch2.									
		DET_TOLERANCE_OP[3:0]				Description					
		0000				62.5ns x 1					
		0001				62.5ns x 2					
		...				...					
		1111				62.5ns x 16					
Restriction		None									
Register Availability											
		Status						Availability			
		Normal Mode On, Idle Mode Off, Sleep Out						Yes			
		Normal Mode On, Idle Mode On, Sleep Out						Yes			
		Sleep In						Yes			
Default											
		Status				Default Value					
		Power On Sequence				76h					
		S/W Reset				76h					
		H/W Reset				76h					

5.7.5. Touch Synchronization Timing Adjust (27h~2Ah)

Command Page			Page 4									
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default	
27h	1st	W/R	TOUCH_OPT[1:0]		VSOD[1:0]		HSOM[1:0]		HFP_HB_P_OPT	VS_PW_OPT	00h	
28h	1st	W/R	HSOD[7:0]									05h
29h	1st	W/R	HSOHW[7:0]									19h
2Ah	1st	W/R	VS_OUT_EN	HS_OUT_EN	VS_OUT_POL	HS_OUT_POL	0	0	STB_EN	0	F0h	
Description	This command controls the synchronization output. This function is able to use when Page1_R29h=01h.											
	TOUCH_OPT[1:0]: Select the Output Mode of synchronization (time scale: internal T _{OP_CLK})											
	TOUCH_OPT[1:0]		Description									
	0h		Off									
	1h		VFP+VBP									
	2h		Adjustable for VSOUT / HSOUT ^(Note 2)									
	3h		VFP+VBP / HFP+HBP									
	VSOD[1:0]: Set the VSOUT delay timing (time scale: internal T _{OP_CLK})											
	VSOD[1:0]		Description									
	0h		0 line (First line of back porch)									
	1h		1 line									
	2h		2 line									
	3h		3 line									
	HSOM[1:0]: Set the HSOUT active period (time scale: internal T _{OP_CLK})											
	HSOM[1:0]		Description									
	0h		VACT Period + VFP + VBP									
	1h		VACT Period									
	2h		VFP+VBP									
	3h		Reserved									
	HFP_HBP_OPT: Select the output source for HSOUT											
	HFP_HBP_OPT		Description									
	0		Prebuf-Source									
	1		HSOUT ^(Note 2)									
	VS_PW_OPT: Set the pulse width of VSOUT											
	VS_PW_OPT		Description									
0		pulse width = 1H										
1		During transition from display off to display on : pulse width = 3H During transition from display on to display off : pulse width = 2H Otherwise : pulse width = 1H										
HSOD[7:0]: Set HSOUT delay timing (time scale: internal T _{OP_CLK})												
HSOD[1:0]		Description										
0h		0clk										
1h		1clk										
2h		2clk										
:		:										
FDh		253clk										
FEh		254clk										
FFh		255clk										

	HSOHW[7:0]: Set the high width of HSOUT (time scale: internal T_{OP_CLK}) <table border="1"> <thead> <tr> <th>HSOHW[1:0]</th><th>Description</th></tr> </thead> <tbody> <tr> <td>0h</td><td>Reserved</td></tr> <tr> <td>1h</td><td>1clk</td></tr> <tr> <td>2h</td><td>2clk</td></tr> <tr> <td>:</td><td>:</td></tr> <tr> <td>FDh</td><td>253clk</td></tr> <tr> <td>FEh</td><td>254clk</td></tr> <tr> <td>FFh</td><td>255clk</td></tr> </tbody> </table> VS_OUT_EN: VS signal output enable (1: enable, 0: disable) HS_OUT_EN: HS signal output enable (1: enable, 0: disable) VS_OUT_POL: VS signal polarity (1: non-inversion, 0: inversion) HS_OUT_POL: HS signal polarity (1: non-inversion, 0: inversion) STB_EN: touch option <i>Note 1: T_{OP_CLK}: 32ns</i> <i>Note 2: When use this setting, please reference to chapter 16 "Touch Synchronization Signal".</i>	HSOHW[1:0]	Description	0h	Reserved	1h	1clk	2h	2clk	:	:	FDh	253clk	FEh	254clk	FFh	255clk
HSOHW[1:0]	Description																
0h	Reserved																
1h	1clk																
2h	2clk																
:	:																
FDh	253clk																
FEh	254clk																
FFh	255clk																
Restriction	None																
Register Availability	<table border="1"> <thead> <tr> <th>Status</th><th>Availability</th></tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr> <tr> <td>Sleep In</td><td>Yes</td></tr> </tbody> </table>	Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes								
Status	Availability																
Normal Mode On, Idle Mode Off, Sleep Out	Yes																
Normal Mode On, Idle Mode On, Sleep Out	Yes																
Sleep In	Yes																
Default	<table border="1"> <thead> <tr> <th>Status</th><th>Default Value</th></tr> </thead> <tbody> <tr> <td>Power On Sequence</td><td>00h_05h_19h_F0h</td></tr> <tr> <td>S/W Reset</td><td>00h_05h_19h_F0h</td></tr> <tr> <td>H/W Reset</td><td>00h_05h_19h_F0h</td></tr> </tbody> </table>	Status	Default Value	Power On Sequence	00h_05h_19h_F0h	S/W Reset	00h_05h_19h_F0h	H/W Reset	00h_05h_19h_F0h								
Status	Default Value																
Power On Sequence	00h_05h_19h_F0h																
S/W Reset	00h_05h_19h_F0h																
H/W Reset	00h_05h_19h_F0h																

5.7.6. BIST Mode Function (2Dh,2Fh)

Command Page			Page 4																										
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default																		
2Dh	1st	W/R	FRM_PT[7:0]									FFh																	
2Fh	1st	W/R	0	0	FRM_CYC[1:0]		0	0	0	FRM_EN	00h																		
Description	FRM_PT[7:0]: Enable/disable the pattern																												
	<table><tr><th>FRM_PT[7:0]</th><th>Pattern</th></tr><tr><td>FRM_PT[0]</td><td>White</td></tr><tr><td>FRM_PT[1]</td><td>Black</td></tr><tr><td>FRM_PT[2]</td><td>Red</td></tr><tr><td>FRM_PT[3]</td><td>Green</td></tr><tr><td>FRM_PT[4]</td><td>Blue</td></tr><tr><td>FRM_PT[5]</td><td>Gray128</td></tr><tr><td>FRM_PT[6]</td><td>Gray127</td></tr><tr><td>FRM_PT[7]</td><td>V-Color bar</td></tr></table>											FRM_PT[7:0]	Pattern	FRM_PT[0]	White	FRM_PT[1]	Black	FRM_PT[2]	Red	FRM_PT[3]	Green	FRM_PT[4]	Blue	FRM_PT[5]	Gray128	FRM_PT[6]	Gray127	FRM_PT[7]	V-Color bar
	FRM_PT[7:0]	Pattern																											
	FRM_PT[0]	White																											
	FRM_PT[1]	Black																											
	FRM_PT[2]	Red																											
	FRM_PT[3]	Green																											
	FRM_PT[4]	Blue																											
	FRM_PT[5]	Gray128																											
	FRM_PT[6]	Gray127																											
FRM_PT[7]	V-Color bar																												
See also sections:"7 BIST Mode Function "																													
FRM_CYC[1:0]: Set scan cycle of each pattern																													
<table><tr><th>FRM_CYC[1:0]</th><th>Description</th></tr><tr><td>0h</td><td>64 frames</td></tr><tr><td>1h</td><td>128 frames</td></tr><tr><td>2h</td><td>256 frames</td></tr><tr><td>3h</td><td>512 frames</td></tr></table>											FRM_CYC[1:0]	Description	0h	64 frames	1h	128 frames	2h	256 frames	3h	512 frames									
FRM_CYC[1:0]	Description																												
0h	64 frames																												
1h	128 frames																												
2h	256 frames																												
3h	512 frames																												
FRM_EN: Enable/disable BIST mode function																													
<table><tr><th>FRM_EN</th><th>Description</th></tr><tr><td>0</td><td>Normal display</td></tr><tr><td>1</td><td>Enable BIST mode</td></tr></table>											FRM_EN	Description	0	Normal display	1	Enable BIST mode													
FRM_EN	Description																												
0	Normal display																												
1	Enable BIST mode																												
Restriction	None																												
Register Availability	<table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>											Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes										
Status	Availability																												
Normal Mode On, Idle Mode Off, Sleep Out	Yes																												
Normal Mode On, Idle Mode On, Sleep Out	Yes																												
Sleep In	Yes																												
Default	<table><tr><th>Status</th><th>Default Value</th></tr><tr><td>Power On Sequence</td><td>FFh 00h</td></tr><tr><td>S/W Reset</td><td>FFh 00h</td></tr><tr><td>H/W Reset</td><td>FFh 00h</td></tr></table>											Status	Default Value	Power On Sequence	FFh 00h	S/W Reset	FFh 00h	H/W Reset	FFh 00h										
Status	Default Value																												
Power On Sequence	FFh 00h																												
S/W Reset	FFh 00h																												
H/W Reset	FFh 00h																												

5.7.7. Source Timing Setting (35h)

Command Page			Page 4																
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default								
35h	1st	W/R	0	0	0	1	HZ_OPT	1	1	1	17h								
Description	HZ_OPT: Maximum source OP drive time.																		
						<table><tr><th>HZ_OPT</th><th>Description</th></tr><tr><td>0</td><td>Disable</td></tr><tr><td>1</td><td>Enable (Before enable this function , set Page4_R3Ah_D[7]=0)</td></tr></table>						HZ_OPT	Description	0	Disable	1	Enable (Before enable this function , set Page4_R3Ah_D[7]=0)		
	HZ_OPT	Description																	
	0	Disable																	
1	Enable (Before enable this function , set Page4_R3Ah_D[7]=0)																		
Restriction	None																		
Register Availability																			
	<table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>											Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
	Status	Availability																	
	Normal Mode On, Idle Mode Off, Sleep Out	Yes																	
Normal Mode On, Idle Mode On, Sleep Out	Yes																		
Sleep In	Yes																		
Default																			
	<table><tr><th>Status</th><th>Default Value</th></tr><tr><td>Power On Sequence</td><td>17h</td></tr><tr><td>S/W Reset</td><td>17h</td></tr><tr><td>H/W Reset</td><td>17h</td></tr></table>											Status	Default Value	Power On Sequence	17h	S/W Reset	17h	H/W Reset	17h
	Status	Default Value																	
	Power On Sequence	17h																	
S/W Reset	17h																		
H/W Reset	17h																		

5.7.8. Power Saving Control (3Ah)

Command Page			Page 4																
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default								
3Ah	1st	W/R	PS_EN	PCST[6:0]							A4h								
Description	PS_EN: Source power saving enable																		
						PS_EN		Description											
						0		Disable											
						1		Enable											
	PCST[6:0]: Control power saving period																		
						PCST[6:0]		Description											
						0000000		62.5ns x 1											
						0000001		62.5ns x 2											
						0000010		62.5ns x 3											
						...		...											
					0100100		62.5ns x 37												
					Others		Inhibited												
Restriction		None																	
Register Availability		<table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>										Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																		
Normal Mode On, Idle Mode Off, Sleep Out	Yes																		
Normal Mode On, Idle Mode On, Sleep Out	Yes																		
Sleep In	Yes																		
Default		<table><tr><th>Status</th><th>Default Value</th></tr><tr><td>Power On Sequence</td><td>A4h</td></tr><tr><td>S/W Reset</td><td>A4h</td></tr><tr><td>H/W Reset</td><td>A4h</td></tr></table>										Status	Default Value	Power On Sequence	A4h	S/W Reset	A4h	H/W Reset	A4h
Status	Default Value																		
Power On Sequence	A4h																		
S/W Reset	A4h																		
H/W Reset	A4h																		

5.7.9. Power Control 1 (69h)

Command Page			Page 4																
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default								
69h	1st	W/R	1	CP_VCL_CLP_OPTION_PRE[2:0]			0	1	1	1	D7h								
Description	CP_VCL_CLP_OPTION_PRE[2:0]: Set VCL clamp level.																		
	CP_VCL_CLP_OPTION_PRE[2:0]						VCL clamp level (V)												
	0h						-3.0V												
	1h						-2.9V												
	2h						-2.8V												
	3h						-2.7V												
	4h						-2.6V												
	5h						-2.5V												
	6h						-2.4V												
	7h						-2.3V												
Restriction	None																		
Register Availability	<table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>											Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																		
Normal Mode On, Idle Mode Off, Sleep Out	Yes																		
Normal Mode On, Idle Mode On, Sleep Out	Yes																		
Sleep In	Yes																		
Default	<table><tr><th>Status</th><th>Default Value</th></tr><tr><td>Power On Sequence</td><td>D7h</td></tr><tr><td>S/W Reset</td><td>D7h</td></tr><tr><td>H/W Reset</td><td>D7h</td></tr></table>											Status	Default Value	Power On Sequence	D7h	S/W Reset	D7h	H/W Reset	D7h
Status	Default Value																		
Power On Sequence	D7h																		
S/W Reset	D7h																		
H/W Reset	D7h																		

5.7.10. Power Control 2 (6Eh)

Command Page			Page 4																																							
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default																															
6Eh	1st	W/R	0	DI_PWR_REG	REG1_VRH_CP[5:0]						6Ah																															
Description	DI_PWR_REG: Select the input power mode.																																									
	<table><tr><th>DI_PWR_REG</th><th>BOOSTM2</th><th>BOOSTM1</th><th>BOOSTM0</th><th>Note</th></tr><tr><td>0</td><td>0</td><td>0</td><td>1</td><td>Power Mode 2A External VDDI, VSP and VSN (VCI=VSP)^{Note 1}</td></tr><tr><td>1</td><td>0</td><td>0</td><td>1</td><td>Power Mode 4 External VDDI, VCI, VSP and VSN</td></tr><tr><td>X</td><td>0</td><td>1</td><td>0</td><td>Power Mode 3 External VDDI and VCI (ILI4003)</td></tr><tr><td colspan="3">prohibited</td><td colspan="2">-</td></tr></table>											DI_PWR_REG	BOOSTM2	BOOSTM1	BOOSTM0	Note	0	0	0	1	Power Mode 2A External VDDI, VSP and VSN (VCI=VSP) ^{Note 1}	1	0	0	1	Power Mode 4 External VDDI, VCI, VSP and VSN	X	0	1	0	Power Mode 3 External VDDI and VCI (ILI4003)	prohibited			-							
	DI_PWR_REG	BOOSTM2	BOOSTM1	BOOSTM0	Note																																					
	0	0	0	1	Power Mode 2A External VDDI, VSP and VSN (VCI=VSP) ^{Note 1}																																					
	1	0	0	1	Power Mode 4 External VDDI, VCI, VSP and VSN																																					
	X	0	1	0	Power Mode 3 External VDDI and VCI (ILI4003)																																					
	prohibited			-																																						
	Note 1: VCI and VSP pads must be connected by external metal path.																																									
	REG1_VRH_CP[5:0]: Set VGH clamp level. (0.18V/step)																																									
	<table><tr><th>REG1_VRH_CP[5:0]</th><th>VGH clamp level (V)</th></tr><tr><td>03h</td><td>7.98</td></tr><tr><td>04h</td><td>8.16</td></tr><tr><td>05h</td><td>8.34</td></tr><tr><td>06h</td><td>8.52</td></tr><tr><td>07h</td><td>8.7</td></tr><tr><td>08h</td><td>8.88</td></tr><tr><td>:</td><td>:</td></tr><tr><td>29h</td><td>14.82</td></tr><tr><td>2Ah</td><td>15</td></tr><tr><td>2Bh</td><td>15.18</td></tr><tr><td>:</td><td>:</td></tr><tr><td>39h</td><td>17.7</td></tr><tr><td>3Ah</td><td>17.88</td></tr><tr><td>3Bh</td><td>18.06</td></tr><tr><td>Other</td><td>Reserved</td></tr></table>											REG1_VRH_CP[5:0]	VGH clamp level (V)	03h	7.98	04h	8.16	05h	8.34	06h	8.52	07h	8.7	08h	8.88	:	:	29h	14.82	2Ah	15	2Bh	15.18	:	:	39h	17.7	3Ah	17.88	3Bh	18.06	Other
REG1_VRH_CP[5:0]	VGH clamp level (V)																																									
03h	7.98																																									
04h	8.16																																									
05h	8.34																																									
06h	8.52																																									
07h	8.7																																									
08h	8.88																																									
:	:																																									
29h	14.82																																									
2Ah	15																																									
2Bh	15.18																																									
:	:																																									
39h	17.7																																									
3Ah	17.88																																									
3Bh	18.06																																									
Other	Reserved																																									
Restriction	None																																									
Register Availability	<table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>											Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes																							
Status	Availability																																									
Normal Mode On, Idle Mode Off, Sleep Out	Yes																																									
Normal Mode On, Idle Mode On, Sleep Out	Yes																																									
Sleep In	Yes																																									
Default	<table><tr><th>Status</th><th>Default Value</th></tr><tr><td>Power On Sequence</td><td>6Ah</td></tr><tr><td>S/W Reset</td><td>6Ah</td></tr><tr><td>H/W Reset</td><td>6Ah</td></tr></table>											Status	Default Value	Power On Sequence	6Ah	S/W Reset	6Ah	H/W Reset	6Ah																							
Status	Default Value																																									
Power On Sequence	6Ah																																									
S/W Reset	6Ah																																									
H/W Reset	6Ah																																									

5.7.11. Power Control 3 (6Fh)

Command Page			Page 4																
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default								
6Fh	1st	W/R	0	DI_CP_VGH_BH[2:0]			DI_CP_VGL_BL[2:0]			0	34h								
Description	DI_CP_VGH_BH[2:0]: Set the factor used in the step-up circuits for VGH. Select the optimal step-up factor for the operating voltage. To reduce power consumption, set a smaller factor.																		
	DI_CP_VGH_BH[2:0]			VGH Output (power mode 3, 4)		VGH Output (power mode 2A)		Flying Capacitor											
	0h			Reserved		Reserved		-											
	1h			2*VSP		2*VSP		C21P/N + C22P/N (option)											
	2h			2.5*VSP		3*VSP		C21P/N + C22P/N (option)											
	3h			3*VSP		3*VSP		C21P/N + C22P/N (option)											
	4h			3.5*VSP		4*VSP		C21P/N + C22P/N											
	5h			4*VSP		4*VSP		C21P/N + C22P/N											
	6h			4.5*VSP		5*VSP		C21P/N + C22P/N											
	7h			5*VSP		5*VSP		C21P/N + C22P/N											
	DI_CP_VGL_BL[2:0]: Set the factor used in the step-up circuits for VGL. Select the optimal step-up factor for the operating voltage. To reduce power consumption, set a smaller factor.																		
	DI_CP_VGL_BL[2:0]			VGL Output (power mode 3, 4)		VGL Output (power mode 2A)		Flying Capacitor											
	0h			-1.5*VSP		-2*VSP		C23P/N + C24P/N (option)											
	1h			-2*VSP		-2*VSP		C23P/N + C24P/N (option)											
	2h			-2.5*VSP		-3*VSP		C23P/N + C24P/N (option)											
	3h			-3*VSP		-3*VSP		C23P/N + C24P/N (option)											
	4h			-3.5*VSP		-4*VSP		C23P/N + C24P/N											
	5h			-4*VSP		-4*VSP		C23P/N + C24P/N											
	6h			-4.5*VSP		-5*VSP		C23P/N + C24P/N											
	7h			-5*VSP		-5*VSP		C23P/N + C24P/N											
Restriction	None																		
Register Availability	<table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>											Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																		
Normal Mode On, Idle Mode Off, Sleep Out	Yes																		
Normal Mode On, Idle Mode On, Sleep Out	Yes																		
Sleep In	Yes																		
Default	<table><tr><th>Status</th><th>Default Value</th></tr><tr><td>Power On Sequence</td><td>34h</td></tr><tr><td>S/W Reset</td><td>34h</td></tr><tr><td>H/W Reset</td><td>34h</td></tr></table>											Status	Default Value	Power On Sequence	34h	S/W Reset	34h	H/W Reset	34h
Status	Default Value																		
Power On Sequence	34h																		
S/W Reset	34h																		
H/W Reset	34h																		

5.7.12. VREG1/2 Setting (7Ah)

Command Page			Page 4								
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default
7Ah	1st	W/R	0	0	0	DI_REG_REG1_EN_CAP	0	0	0	0	00h
Description		DI_REG_REG1_EN_CAP: Using VREG1/2 external caps(1uF) enable									
		DI_REG_REG1_EN_CAP					Description				
		1					IC uses VREG1/2 caps(1uF) at FPC				
		0					IC doesn't use VREG1/2 caps(1uF) at FPC				
Restriction		None									
Register Availability											
		Status						Availability			
		Normal Mode On, Idle Mode Off, Sleep Out						Yes			
		Normal Mode On, Idle Mode On, Sleep Out						Yes			
		Sleep In						Yes			
Default											
		Status					Default Value				
		Power On Sequence					00h				
		S/W Reset					00h				
		H/W Reset					00h				

5.7.13. LVD Function 1 (87h)

Command Page			Page 4								
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default
87h	1st	W/R	DI_LVD_CTL[3:0]				1	0	1	0	BAh
Description		DI_LVD_CTL[3:0]: The sensitivity adjustment of detecting when battery is removed and power voltage is low.									
		DI_LVD_CTL[3:0]				Description					
		1111				sensitivity high					
		1011				sensitivity medium					
		0010				sensitivity low					
		0000				disable detecting					
		Others				Inhibited					
Restriction		None									
Register Availability											
		Status						Availability			
		Normal Mode On, Idle Mode Off, Sleep Out						Yes			
		Normal Mode On, Idle Mode On, Sleep Out						Yes			
Default											
		Status						Default Value			
		Power On Sequence						BAh			
		S/W Reset						BAh			
</											

5.7.14. LVD Function 2 (88h)

Command Page			Page 4																
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default								
88h	1st	W/R	DIS_LVD_CHK	0	0	0	1	0	1	1	8Bh								
Description	DIS_LVD_CHK: LVD check function control.																		
	DIS_LVD_CHK		Description																
	0		When LVD is detected, IC will directly turn off pump power and go into sleep in sequence																
	1		When LVD is detected, IC will go into normal power-off/sleep in sequence																
Restriction	None																		
Register Availability	<table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>											Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																		
Normal Mode On, Idle Mode Off, Sleep Out	Yes																		
Normal Mode On, Idle Mode On, Sleep Out	Yes																		
Sleep In	Yes																		
Default	<table><tr><th>Status</th><th>Default Value</th></tr><tr><td>Power On Sequence</td><td>8Bh</td></tr><tr><td>S/W Reset</td><td>8Bh</td></tr><tr><td>H/W Reset</td><td>8Bh</td></tr></table>											Status	Default Value	Power On Sequence	8Bh	S/W Reset	8Bh	H/W Reset	8Bh
Status	Default Value																		
Power On Sequence	8Bh																		
S/W Reset	8Bh																		
H/W Reset	8Bh																		

5.7.15. VCOM Control (8Bh)

Command Page			Page 4																
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default								
8Bh	1st	W/R	1	1	1	0	DI_VCM_SELO_EN	0	1	1	E3h								
Description		DI_VCM_SELO_EN: Set the VCOM output mode.																	
		DI_VCM_SELO_EN		GS_PANEL ^{Note}		VCOM output mode													
		0		0		Set VCOM level by VCM1[8:0]													
		0		1		Set VCOM level by VCM2[8:0]													
		1		0		VCOM = 0V													
		1		1		VCOM = 0V													
Note: Please reference "5.4.2 Set Panel Operation Mode and Data Complement Setting (22h)"																			
Restriction		None																	
Register Availability		<table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>										Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																		
Normal Mode On, Idle Mode Off, Sleep Out	Yes																		
Normal Mode On, Idle Mode On, Sleep Out	Yes																		
Sleep In	Yes																		
Default		<table><tr><th>Status</th><th>Default Value</th></tr><tr><td>Power On Sequence</td><td>E3h</td></tr><tr><td>S/W Reset</td><td>E3h</td></tr><tr><td>H/W Reset</td><td>E3h</td></tr></table>										Status	Default Value	Power On Sequence	E3h	S/W Reset	E3h	H/W Reset	E3h
Status	Default Value																		
Power On Sequence	E3h																		
S/W Reset	E3h																		
H/W Reset	E3h																		

5.7.16. Power Control 4 (8Ch~8Dh)

Command Page			Page 4																
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default								
8Dh	1st	W/R	0	DI_VCOM_CP_VGLCLP[6:0]							14h								
Description	DI_VCOM_CP_VGLCLP[6:0]: Set VGL clamp level. (0.18V/step)																		
	DI_VCOM_CP_VGLCLP[6:0]						VGL clamp level (V)												
	03h						-6.99												
	04h						-7.17												
	05h						-7.35												
	06h						-7.53												
	07h						-7.71												
	08h						-7.89												
	09h						-8.07												
	0Ah						-8.25												
	0Bh						-8.43												
	0Ch						-8.61												
	0Dh						-8.79												
	0Eh						-8.97												
	0Fh						-9.15												
	10h						-9.33												
	11h						-9.51												
	12h						-9.69												
	13h						-9.87												
	14h						-10.05												
	15h						-10.23												
	:						:												
	3Fh						-17.79												
	40h						-17.97												
	41h						-18.15												
	Others						Reserved												
Restriction		None																	
Register Availability		<table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>										Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																		
Normal Mode On, Idle Mode Off, Sleep Out	Yes																		
Normal Mode On, Idle Mode On, Sleep Out	Yes																		
Sleep In	Yes																		
Default		<table><tr><th>Status</th><th>Default Value</th></tr><tr><td>Power On Sequence</td><td>14h</td></tr><tr><td>S/W Reset</td><td>14h</td></tr><tr><td>H/W Reset</td><td>14h</td></tr></table>										Status	Default Value	Power On Sequence	14h	S/W Reset	14h	H/W Reset	14h
Status	Default Value																		
Power On Sequence	14h																		
S/W Reset	14h																		
H/W Reset	14h																		

5.7.17. Reload Gamma Setting (B2h)

Command Page			Page 4								
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default
B2h	1st	W/R	RELOAD _GMA_E N	RELOAD _GMA_LI NE8_EN	0	1	0	0	0	1	D1h
Description		RELOAD_GMA_EN: Gamma setting reload enable when IC operates at sleep-out state.									
		RELOAD_GMA_EN						Description			
		0						Disable			
		1						Enable			
		RELOAD_GMA_LINE8_EN: Gamma setting reload at the period of 8 line when IC operates at sleep-out state.									
		RELOAD_GMA_LINE8_EN						Description			
		0						Disable			
		1						Enable			
Restriction		None									
Register Availability		Status						Availability			
		Normal Mode On, Idle Mode Off, Sleep Out						Yes			
		Normal Mode On, Idle Mode On, Sleep Out						Yes			
		Sleep In						Yes			
Default		Status						Default Value			
		Power On Sequence						D1h			
		S/W Reset						D1h			
		H/W Reset						D1h			

5.7.18. Gamma Bias Level (B5h)

Command Page			Page 4								
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default
B5h	1st	W/R	0	0	0	0	0	DI_GMA_GAP[2:0]			02h
Description	DI_GMA_GAP[2:0]: Control the gamma bias level.										
	DI_GMA_GAP[2:0]						Description				
	111						High				
	110						Medium High				
	010						Default value				
	Others						inhibited				
Restriction	None										
Register Availability											
	Status							Availability			
	Normal Mode On, Idle Mode Off, Sleep Out							Yes			
	Normal Mode On, Idle Mode On, Sleep Out							Yes			
Default	Sleep In							Yes			
	Status						Default Value				
	Power On Sequence						02h				
S/W Reset						02h					
H/W Reset						02h					

5.7.19. Temperature Detecting Setting 1 (BBh~C2h)

Command Page			Page 4																																																
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default																																								
BBh	1st	W/R	EN_TEMP_PROCESS	0	CP_VGH_TAP_C[5:0]						1Eh																																								
BCh	1st	W/R	0	0	CP_VGH_TAP_L[5:0]						1Eh																																								
BDh	1st	W/R	0	0	CP_VGH_TAP_M[5:0]						1Eh																																								
BEh	1st	W/R	0	0	CP_VGH_TAP_H[5:0]						1Eh																																								
BFh	1st	W/R	VCOM_C[7:0]								4Ch																																								
C0h	1st	W/R	VCOM_L[7:0]								4Ch																																								
C1h	1st	W/R	VCOM_M[7:0]								4Ch																																								
C2h	1st	W/R	VCOM_H[7:0]								4Ch																																								
Description	EN_TEMP_PROCESS / EN_TS: Enable/Disable Temperature Detecting function.																																																		
	<table><tr><th>EN_TEMP_PROCESS</th><th>EN_TS</th><th>Function</th></tr><tr><td>0</td><td>0</td><td>Disable</td></tr><tr><td>1</td><td>1</td><td>Enable</td></tr><tr><td colspan="2">Other</td><td>Reserved</td></tr></table>											EN_TEMP_PROCESS	EN_TS	Function	0	0	Disable	1	1	Enable	Other		Reserved																												
	EN_TEMP_PROCESS	EN_TS	Function																																																
	0	0	Disable																																																
	1	1	Enable																																																
	Other		Reserved																																																
	CP_VGH_TAP_C[5:0]: Set VGH clamp level for Temp_Cold. (0.18V/step)																																																		
	CP_VGH_TAP_L[5:0]: Set VGH clamp level for Temp_Low. (0.18V/step)																																																		
	CP_VGH_TAP_M[5:0]: Set VGH clamp level for Temp_Middle. (0.18V/step)																																																		
	CP_VGH_TAP_H[5:0]: Set VGH clamp level for Temp_High. (0.18V/step)																																																		
	<table><tr><th>CP_VGH_TAP_C[5:0] CP_VGH_TAP_L[5:0] CP_VGH_TAP_M[5:0] CP_VGH_TAP_H[5:0]</th><th>VGH clamp level (V)</th></tr><tr><td>03h</td><td>7.98</td></tr><tr><td>04h</td><td>8.16</td></tr><tr><td>05h</td><td>8.34</td></tr><tr><td>06h</td><td>8.52</td></tr><tr><td>07h</td><td>8.7</td></tr><tr><td>08h</td><td>8.88</td></tr><tr><td>:</td><td>:</td></tr><tr><td>28h</td><td>14.64</td></tr><tr><td>29h</td><td>14.82</td></tr><tr><td>2Ah</td><td>15</td></tr><tr><td>2Bh</td><td>15.18</td></tr><tr><td>2Ch</td><td>15.36</td></tr><tr><td>:</td><td>:</td></tr><tr><td>37h</td><td>17.34</td></tr><tr><td>38h</td><td>17.52</td></tr><tr><td>39h</td><td>17.7</td></tr><tr><td>3Ah</td><td>17.88</td></tr><tr><td>3Bh</td><td>18.06</td></tr><tr><td>Other</td><td>Reserved</td></tr></table>											CP_VGH_TAP_C[5:0] CP_VGH_TAP_L[5:0] CP_VGH_TAP_M[5:0] CP_VGH_TAP_H[5:0]	VGH clamp level (V)	03h	7.98	04h	8.16	05h	8.34	06h	8.52	07h	8.7	08h	8.88	:	:	28h	14.64	29h	14.82	2Ah	15	2Bh	15.18	2Ch	15.36	:	:	37h	17.34	38h	17.52	39h	17.7	3Ah	17.88	3Bh	18.06	Other	Reserved
	CP_VGH_TAP_C[5:0] CP_VGH_TAP_L[5:0] CP_VGH_TAP_M[5:0] CP_VGH_TAP_H[5:0]	VGH clamp level (V)																																																	
	03h	7.98																																																	
	04h	8.16																																																	
	05h	8.34																																																	
	06h	8.52																																																	
	07h	8.7																																																	
	08h	8.88																																																	
	:	:																																																	
	28h	14.64																																																	
	29h	14.82																																																	
	2Ah	15																																																	
	2Bh	15.18																																																	
	2Ch	15.36																																																	
	:	:																																																	
	37h	17.34																																																	
	38h	17.52																																																	
	39h	17.7																																																	
3Ah	17.88																																																		
3Bh	18.06																																																		
Other	Reserved																																																		
VCOM_C[8:0]: Set the VCOM level for Temp_Cold.																																																			
VCOM_L[8:0]: Set the VCOM level for Temp_Low.																																																			

	VCOM_M[8:0]: Set the VCOM level for Temp_Middle. VCOM_H[8:0]: Set the VCOM level for Temp_High. <table border="1"> <thead> <tr> <th>VCOM_C[8:0] VCOM_L[8:0] VCOM_M[8:0] VCOM_H[8:0]</th><th>VCOM voltage (V)</th></tr> </thead> <tbody> <tr><td>010h</td><td>-0.204</td></tr> <tr><td>011h</td><td>-0.216</td></tr> <tr><td>012h</td><td>-0.228</td></tr> <tr><td>013h</td><td>-0.24</td></tr> <tr><td>014h</td><td>-0.252</td></tr> <tr><td>015h</td><td>-0.264</td></tr> <tr><td>:</td><td>:</td></tr> <tr><td>07Ah</td><td>-1.476</td></tr> <tr><td>07Bh</td><td>-1.488</td></tr> <tr><td>07Ch</td><td>-1.5</td></tr> <tr><td>:</td><td>:</td></tr> <tr><td>149h</td><td>-3.96</td></tr> <tr><td>14Ah</td><td>-3.972</td></tr> <tr><td>14Bh</td><td>-3.984</td></tr> <tr><td>14Ch</td><td>-3.996</td></tr> <tr><td>14Dh</td><td>-4.008</td></tr> <tr><td>Others</td><td>Reserved</td></tr> </tbody> </table>	VCOM_C[8:0] VCOM_L[8:0] VCOM_M[8:0] VCOM_H[8:0]	VCOM voltage (V)	010h	-0.204	011h	-0.216	012h	-0.228	013h	-0.24	014h	-0.252	015h	-0.264	:	:	07Ah	-1.476	07Bh	-1.488	07Ch	-1.5	:	:	149h	-3.96	14Ah	-3.972	14Bh	-3.984	14Ch	-3.996	14Dh	-4.008	Others	Reserved
VCOM_C[8:0] VCOM_L[8:0] VCOM_M[8:0] VCOM_H[8:0]	VCOM voltage (V)																																				
010h	-0.204																																				
011h	-0.216																																				
012h	-0.228																																				
013h	-0.24																																				
014h	-0.252																																				
015h	-0.264																																				
:	:																																				
07Ah	-1.476																																				
07Bh	-1.488																																				
07Ch	-1.5																																				
:	:																																				
149h	-3.96																																				
14Ah	-3.972																																				
14Bh	-3.984																																				
14Ch	-3.996																																				
14Dh	-4.008																																				
Others	Reserved																																				
Restriction	None																																				
Register Availability	<table border="1"> <thead> <tr> <th>Status</th><th>Availability</th></tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr> <tr> <td>Sleep In</td><td>Yes</td></tr> </tbody> </table>	Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes																												
Status	Availability																																				
Normal Mode On, Idle Mode Off, Sleep Out	Yes																																				
Normal Mode On, Idle Mode On, Sleep Out	Yes																																				
Sleep In	Yes																																				
Default	<table border="1"> <thead> <tr> <th>Status</th><th>Default Value</th></tr> </thead> <tbody> <tr> <td>Power On Sequence</td><td>1Eh 1Eh 1Eh 1Eh 4Ch 4Ch 4Ch 4Ch</td></tr> <tr> <td>S/W Reset</td><td>1Eh 1Eh 1Eh 1Eh 4Ch 4Ch 4Ch 4Ch</td></tr> <tr> <td>H/W Reset</td><td>1Eh 1Eh 1Eh 1Eh 4Ch 4Ch 4Ch 4Ch</td></tr> </tbody> </table>	Status	Default Value	Power On Sequence	1Eh 1Eh 1Eh 1Eh 4Ch 4Ch 4Ch 4Ch	S/W Reset	1Eh 1Eh 1Eh 1Eh 4Ch 4Ch 4Ch 4Ch	H/W Reset	1Eh 1Eh 1Eh 1Eh 4Ch 4Ch 4Ch 4Ch																												
Status	Default Value																																				
Power On Sequence	1Eh 1Eh 1Eh 1Eh 4Ch 4Ch 4Ch 4Ch																																				
S/W Reset	1Eh 1Eh 1Eh 1Eh 4Ch 4Ch 4Ch 4Ch																																				
H/W Reset	1Eh 1Eh 1Eh 1Eh 4Ch 4Ch 4Ch 4Ch																																				

5.7.20. Read VCOM OTP Data (C4h~C7h)

Command Page			Page 4																																												
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default																																				
C4h	1st	R	0	0	0	0	0	0	0	OTP_VCM1[8]	00h																																				
C5h	1st	R	OTP_VCM1[7:0]									7Bh																																			
C6h	1st	R	0	0	0	0	0	0	0	OTP_VCM2[8]	00h																																				
C7h	1st	R	OTP_VCM2[7:0]									7Bh																																			
Description	OTP_VCM1[8:0]: Read the VCOM1 OTP data used for vertical forward scan (GS_PANEL= 1'b0), when NV memory is programmed. (12mV/step)																																														
	OTP_VCM2[8:0]: Read the VCOM2 OTP data used for vertical backward scan (GS_PANEL= 1'b1), when NV memory is programmed. (12mV/step)																																														
	<table><tr><th>OTP_VCM1[8:0] OTP_VCM2[8:0]</th><th>VCOM voltage (V)</th></tr><tr><td>010h</td><td>-0.204</td></tr><tr><td>011h</td><td>-0.216</td></tr><tr><td>012h</td><td>-0.228</td></tr><tr><td>013h</td><td>-0.24</td></tr><tr><td>014h</td><td>-0.252</td></tr><tr><td>015h</td><td>-0.264</td></tr><tr><td>:</td><td>:</td></tr><tr><td>07Ah</td><td>-1.476</td></tr><tr><td>07Bh</td><td>-1.488</td></tr><tr><td>07Ch</td><td>-1.5</td></tr><tr><td>:</td><td>:</td></tr><tr><td>149h</td><td>-3.96</td></tr><tr><td>14Ah</td><td>-3.972</td></tr><tr><td>14Bh</td><td>-3.984</td></tr><tr><td>14Ch</td><td>-3.996</td></tr><tr><td>14Dh</td><td>-4.008</td></tr><tr><td>Others</td><td>Reserved</td></tr></table>											OTP_VCM1[8:0] OTP_VCM2[8:0]	VCOM voltage (V)	010h	-0.204	011h	-0.216	012h	-0.228	013h	-0.24	014h	-0.252	015h	-0.264	:	:	07Ah	-1.476	07Bh	-1.488	07Ch	-1.5	:	:	149h	-3.96	14Ah	-3.972	14Bh	-3.984	14Ch	-3.996	14Dh	-4.008	Others	Reserved
	OTP_VCM1[8:0] OTP_VCM2[8:0]	VCOM voltage (V)																																													
	010h	-0.204																																													
	011h	-0.216																																													
	012h	-0.228																																													
	013h	-0.24																																													
	014h	-0.252																																													
	015h	-0.264																																													
	:	:																																													
	07Ah	-1.476																																													
	07Bh	-1.488																																													
	07Ch	-1.5																																													
	:	:																																													
	149h	-3.96																																													
	14Ah	-3.972																																													
	14Bh	-3.984																																													
	14Ch	-3.996																																													
	14Dh	-4.008																																													
Others	Reserved																																														
Note: $V_{COM} \geq V_{SN} + 0.5V$																																															
Restriction	None																																														
Register Availability	<table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Normal Mode On, Idle Mode On Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>											Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On Sleep Out	Yes	Sleep In	Yes																												
Status	Availability																																														
Normal Mode On, Idle Mode Off, Sleep Out	Yes																																														
Normal Mode On, Idle Mode On Sleep Out	Yes																																														
Sleep In	Yes																																														
Default	<table><tr><th>Status</th><th>Default Value</th></tr><tr><td>Power On Sequence</td><td>00h 7Bh 00h 7Bh</td></tr><tr><td>S/W Res t</td><td>00h 7Bh 00h 7Bh</td></tr><tr><td>H/W Reset</td><td>00h 7Bh 00h 7Bh</td></tr></table>											Status	Default Value	Power On Sequence	00h 7Bh 00h 7Bh	S/W Res t	00h 7Bh 00h 7Bh	H/W Reset	00h 7Bh 00h 7Bh																												
Status	Default Value																																														
Power On Sequence	00h 7Bh 00h 7Bh																																														
S/W Res t	00h 7Bh 00h 7Bh																																														
H/W Reset	00h 7Bh 00h 7Bh																																														

5.7.21. Temperature Detecting Setting 2 (C8h~CEh)

Command Page			Page 4																
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default								
C8h	1st	W/R	TS_TH0[7:0]									00h							
C9h	1st	W/R	TS_TH1[7:0]									00h							
CAh	1st	W/R	TS_TH2[7:0]									00h							
CBh	1st	W/R	TS_TH3[7:0]									00h							
CCh	1st	W/R	TS_TH0[9:8]		TS_TH1[9:8]		TS_TH2[9:8]		TS_TH3[9:8]		00h								
CDh	1st	W/R	TS_DEBT_OPT[3:0]				TS_HYST_OPT[3:0]				02h								
CEh	1st	W/R	EN_TS	VCOM_C[8]	VCOM_L[8]	VCOM_M[8]	VCOM_H[8]	1	0	0	04h								
Description		TS_TH0[9:0]: Set the temperature detecting range threshold for Temp_Cold. TS_TH1[9:0]: Set the temperature detecting range threshold for Temp_Low. TS_TH2[9:0]: Set the temperature detecting range threshold for Temp_Middle. TS_TH3[9:0]: Set the temperature detecting range threshold for Temp_High. TS_DEBT_OPT[3:0]: Set the de-bounce of temperature detecting range. TS_HYST_OPT[3:0]: Set the hysteresis of temperature detecting range.																	
Restriction		None																	
Register Availability		<table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>										Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																		
Normal Mode On, Idle Mode Off, Sleep Out	Yes																		
Normal Mode On, Idle Mode On, Sleep Out	Yes																		
Sleep In	Yes																		
Default		<table><tr><th>Status</th><th>Default Value</th></tr><tr><td>Power On Sequence</td><td>00h_00h_00h_00h_00h_02h_04h</td></tr><tr><td>S/W Reset</td><td>00h_00h_00h_00h_00h_02h_04h</td></tr><tr><td>H/W Reset</td><td>00h_00h_00h_00h_00h_02h_04h</td></tr></table>										Status	Default Value	Power On Sequence	00h_00h_00h_00h_00h_02h_04h	S/W Reset	00h_00h_00h_00h_00h_02h_04h	H/W Reset	00h_00h_00h_00h_00h_02h_04h
Status	Default Value																		
Power On Sequence	00h_00h_00h_00h_00h_02h_04h																		
S/W Reset	00h_00h_00h_00h_00h_02h_04h																		
H/W Reset	00h_00h_00h_00h_00h_02h_04h																		

5.7.22. OTP Control (D7h)

Command Page			Page 4								
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default
D7h	1st	W/R	0	0	0	OTP_PATH	PROG_SEL[1:0]		0	0	1Ch
Description		OTP_PATH:									
		OTP_PATH					Description				
		0					Internal VGH Programming				
		1					External MTP_PWR Programming				
		PROG_SEL[1:0]:									
		PROG_SEL[1:0]					Description				
		0h					Inhibited				
		1h					Internal Programming Setting (Best Setting)				
		2h					Inhibited				
		3h					Internal Programming Setting (Default)				
Restriction		None									
Register Availability											
		Status					Availability				
		Normal Mode On, Idle Mode Off, Sleep Out					Yes				
		Normal Mode On, Idle Mode On, Sleep Out					Yes				
		Sleep In					Yes				
Default											
		Status					Default Value				
		Power On Sequence					1Ch				
		S/W Reset					1Ch				
		H/W Reset					1Ch				

5.7.23. EXTC Command Set Enable Register (FFh)

Command Page			Page 4																																		
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default																										
FFh	1st	W	1	0	0	1	1	0	0	0	98h																										
	2nd	W	1	0	0	0	0	0	0	1	81h																										
	3rd	W	PAGE[7:0]									04h																									
Description	PAGE[7:0]: Set the command page.																																				
	<table><tr><th>PAGE[7:0]</th><th>Command Page</th></tr><tr><td>00h</td><td>Page 0</td></tr><tr><td>01h</td><td>Page 1</td></tr><tr><td>02h</td><td>Page 2</td></tr><tr><td>03h</td><td>Page 3</td></tr><tr><td>04h</td><td>Page 4</td></tr><tr><td>05h</td><td>Page 5</td></tr><tr><td>06h</td><td>Page 6</td></tr><tr><td>07h</td><td>Page 7</td></tr><tr><td>08h</td><td>Page 8</td></tr><tr><td>09h</td><td>Page 9</td></tr><tr><td>0Ah</td><td>Page 10</td></tr><tr><td>Others</td><td>Reserved</td></tr></table>											PAGE[7:0]	Command Page	00h	Page 0	01h	Page 1	02h	Page 2	03h	Page 3	04h	Page 4	05h	Page 5	06h	Page 6	07h	Page 7	08h	Page 8	09h	Page 9	0Ah	Page 10	Others	Reserved
	PAGE[7:0]	Command Page																																			
	00h	Page 0																																			
	01h	Page 1																																			
	02h	Page 2																																			
	03h	Page 3																																			
	04h	Page 4																																			
	05h	Page 5																																			
	06h	Page 6																																			
	07h	Page 7																																			
	08h	Page 8																																			
	09h	Page 9																																			
	0Ah	Page 10																																			
	Others	Reserved																																			
Set the register, 1 st Parameter = 98h, 2 nd Parameter = 81h, 3 rd Parameter = Page value to enable “Page command set” available																																					
See section “5.1 Command Flow”.																																					
Restriction	None																																				
Register Availability	<table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>											Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes																		
Status	Availability																																				
Normal Mode On, Idle Mode Off, Sleep Out	Yes																																				
Normal Mode On, Idle Mode On, Sleep Out	Yes																																				
Sleep In	Yes																																				
Default	<table><tr><th>Status</th><th>Default Value</th></tr><tr><td>Power On Sequence</td><td>04h</td></tr><tr><td>S/W Reset</td><td>04h</td></tr><tr><td>H/W Reset</td><td>04h</td></tr></table>											Status	Default Value	Power On Sequence	04h	S/W Reset	04h	H/W Reset	04h																		
Status	Default Value																																				
Power On Sequence	04h																																				
S/W Reset	04h																																				
H/W Reset	04h																																				

5.8. Page 5 Command Description

5.8.1. Fine Digital Gamma Control 1 (00h~5Bh)

Command Page			Page 5								
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default
00h	1st	W/R	FineOffsetR00[5:0]						GRPR_OP0[9:8]		XX
01h	1st	W/R	GRPR_OP0[7:0]								XX
02h	1st	W/R	FineOffsetR01[5:0]						GRPR_OP1[9:8]		XX
03h	1st	W/R	GRPR_OP1[7:0]								XX
04h	1st	W/R	FineOffsetR02[5:0]						GRPR_OP2[9:8]		XX
05h	1st	W/R	GRPR_OP2[7:0]								XX
06h	1st	W/R	FineOffsetR03[5:0]						GRPR_OP3[9:8]		XX
07h	1st	W/R	GRPR_OP3[7:0]								XX
08h	1st	W/R	FineOffsetR04[5:0]						GRPR_OP4[9:8]		XX
09h	1st	W/R	GRPR_OP4[7:0]								XX
0Ah	1st	W/R	FineOffsetR05[5:0]						GRPR_OP5[9:8]		XX
0Bh	1st	W/R	GRPR_OP5[7:0]								XX
0Ch	1st	W/R	FineOffsetR06[5:0]						GRPR_OP6[9:8]		XX
0Dh	1st	W/R	GRPR_OP6[7:0]								XX
0Eh	1st	W/R	FineOffsetR07[5:0]						GRPR_OP7[9:8]		XX
0Fh	1st	W/R	GRPR_OP7[7:0]								XX
10h	1st	W/R	FineOffsetR08[5:0]						GRPR_OP8[9:8]		XX
11h	1st	W/R	GRPR_OP8[7:0]								XX
12h	1st	W/R	FineOffsetR09[5:0]						GRPR_OP9[9:8]		XX
13h	1st	W/R	GRPR_OP9[7:0]								XX
14h	1st	W/R	FineOffsetR10[5:0]						GRPR_OP10[9:8]		XX
15h	1st	W/R	GRPR_OP10[7:0]								XX
16h	1st	W/R	FineOffsetR11[5:0]						GRPR_OP11[9:8]		XX
17h	1st	W/R	GRPR_OP11[7:0]								XX
18h	1st	W/R	FineOffsetR12[5:0]						GRPR_OP12[9:8]		XX
19h	1st	W/R	GRPR_OP12[7:0]								XX
1Ah	1st	W/R	FineOffsetR13[5:0]						GRPR_OP13[9:8]		XX
1Bh	1st	W/R	GRPR_OP13[7:0]								XX
1Ch	1st	W/R	FineOffsetR14[5:0]						GRPR_OP14[9:8]		XX
1Dh	1st	W/R	GRPR_OP14[7:0]								XX
1Eh	1st	W/R	FineOffsetR15[5:0]						GRPR_OP15[9:8]		XX
1Fh	1st	W/R	GRPR_OP15[7:0]								XX
20h	1st	W/R	FineOffsetR16[5:0]						GRPR_OP16[9:8]		XX
21h	1st	W/R	GRPR_OP16[7:0]								XX
22h	1st	W/R	FineOffsetR17[5:0]						GRPR_OP17[9:8]		XX
23h	1st	W/R	GRPR_OP17[7:0]								XX
24h	1st	W/R	FineOffsetR18[5:0]						GRPR_OP18[9:8]		XX
25h	1st	W/R	GRPR_OP18[7:0]								XX
26h	1st	W/R	FineOffsetR19[5:0]						GRPR_OP19[9:8]		XX
27h	1st	W/R	GRPR_OP19[7:0]								XX
28h	1st	W/R	FineOffsetR20[5:0]						GRPR_OP20[9:8]		XX
29h	1st	W/R	GRPR_OP20[7:0]								XX
2Ah	1st	W/R	FineOffsetR21[5:0]						GRPR_OP21[9:8]		XX
2Bh	1st	W/R	GRPR_OP21[7:0]								XX
2Ch	1st	W/R	FineOffsetR22[5:0]						GRPR_OP22[9:8]		XX
2Dh	1st	W/R	GRPR_OP22[7:0]								XX
2Eh	1st	W/R	FineOffsetR23[5:0]						GRPR_OP23[9:8]		XX
2Fh	1st	W/R	GRPR_OP23[7:0]								XX
30h	1st	W/R	FineOffsetR24[5:0]						GRPR_OP24[9:8]		XX
31h	1st	W/R	GRPR_OP24[7:0]								XX
32h	1st	W/R	FineOffsetR25[5:0]						GRPR_OP25[9:8]		XX

The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.

33h	1st	W/R	GRPR_OP25[7:0]								XX
34h	1st	W/R	FineOffsetR26[5:0]						GRPR_OP26[9:8]		XX
35h	1st	W/R	GRPR_OP26[7:0]								XX
36h	1st	W/R	FineOffsetR27[5:0]						GRPR_OP27[9:8]		XX
37h	1st	W/R	GRPR_OP27[7:0]								XX
38h	1st	W/R	FineOffsetR28[5:0]						GRPR_OP28[9:8]		XX
39h	1st	W/R	GRPR_OP28[7:0]								XX
3Ah	1st	W/R	0	0	0	0	0	0	GRPR_OP29[9:8]		XX
3Bh	1st	W/R	GRPR_OP29[7:0]								XX
3Ch	1st	W/R	0	0	0	0	0	0	GRPR_OP30[9:8]		XX
3Dh	1st	W/R	GRPR_OP30[7:0]								XX
3Eh	1st	W/R	0	0	0	0	0	0	GRPR_OP31[9:8]		XX
3Fh	1st	W/R	GRPR_OP31[7:0]								XX
40h	1st	W/R	0	0	0	0	0	0	GRPR_OP32[9:8]		XX
41h	1st	W/R	GRPR_OP32[7:0]								XX
42h	1st	W/R	0	0	0	0	0	0	GRPR_OP33[9:8]		XX
43h	1st		GRPR_OP33[7:0]								XX
44h	1st	W/R	0	0	0	0	0	0	GRPR_OP34[9:8]		XX
45h	1st		GRPR_OP34[7:0]								XX
46h	1st	W/R	0	0	0	0	0	0	GRPR_OP35[9:8]		XX
47h	1st	W/R	GRPR_OP35[7:0]								XX
48h	1st	W/R	0	0	0	0	0	0	GRPR_OP36[9:8]		XX
49h	1st	W/R	GRPR_OP36[7:0]								XX
4Ah	1st	W/R	0	0	0	0	0	0	GRPR_OP37[9:8]		XX
4Bh	1st	W/R	GRPR_OP37[7:0]								XX
4Ch	1st	W/R	0	0	0	0	0	0	GRPR_OP38[9:8]		XX
4Dh	1st	W/R	GRPR_OP38[7:0]								XX
4Eh	1st	W/R	0	0	0	0	0	0	GRPR_OP39[9:8]		XX
4Fh	1st	W/R	GRPR_OP39[7:0]								XX
50h	1st	W/R	0	0	0	0	0	0	GRPR_OP40[9:8]		XX
51h	1st	W/R	GRPR_OP40[7:0]								XX
52h	1st	W/R	0	0	0	0	0	0	GRPR_OP41[9:8]		XX
53h	1st	W/R	GRPR_OP41[7:0]								XX
54h	1st	W/R	0	0	0	0	0	0	GRPR_OP42[9:8]		XX
55h	1st	W/R	GRPR_OP42[7:0]								XX
56h	1st	W/R	0	0	0	0	0	0	GRPR_OP43[9:8]		XX
57h	1st	W/R	GRPR_OP43[7:0]								XX
58h	1st	W/R	0	0	0	0	0	0	GRPR_OP44[9:8]		XX
59h	1st	W/R	GRPR_OP44[7:0]								XX
5Ah	1st	W/R	0	0	0	0	0	0	GRPR_OP45[9:8]		XX
5Bh	1st	W/R	GRPR_OP45[7:0]								XX
FFh	1st	W	1	0	0	1	1	0	0	0	98
	2nd	W	1	0	0	0	0	0	0	1	81
	3rd	W	Page[7:0]								05
Description		GRPR_OP0[9:0]~GRPR_OP45[9:0]: Digital Gamma Macro-adjustment registers for red gamma curve.									

	Setting Digital Gamma Control 1 <table><tr><td>Register Address</td><td>1st parameter Device code 1</td><td>2nd parameter Device code 2</td><td>3rd parameter Page_select</td></tr><tr><td>FFh</td><td>98h</td><td>81h</td><td>05h</td></tr></table> Case 2 Case 1 (The first time to set Digital Gamma Control) Command Sequence (by order) Set register 00h = XXh Set register 01h = XXh . . Set register 5Bh = XXh XXh = Digital Gamma adjustment One pair of commands(even and odd) must be written for a revised digital gamma point Example: modify GRPR_OP26 = 123h 123h = Digital Gamma adjustment Step1: set register 34h(even) = 01h Step2: set register 35h(odd) = 23h (Other registers still keep original value) Digital Gamma Control 1 Setting finished	Register Address	1st parameter Device code 1	2nd parameter Device code 2	3rd parameter Page_select	FFh	98h	81h	05h
Register Address	1st parameter Device code 1	2nd parameter Device code 2	3rd parameter Page_select						
FFh	98h	81h	05h						
Restriction	None								
Register Availability	<table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>	Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability								
Normal Mode On, Idle Mode Off, Sleep Out	Yes								
Normal Mode On, Idle Mode On, Sleep Out	Yes								
Sleep In	Yes								
Default	<table><tr><th>Status</th><th>Default Value</th></tr><tr><td>Power On Sequence</td><td>00h 00h ...00h 00h</td></tr><tr><td>S/W Reset</td><td>00h 00h ...00h 00h</td></tr><tr><td>H/W Reset</td><td>00h 00h ...00h 00h</td></tr></table>	Status	Default Value	Power On Sequence	00h 00h ...00h 00h	S/W Reset	00h 00h ...00h 00h	H/W Reset	00h 00h ...00h 00h
Status	Default Value								
Power On Sequence	00h 00h ...00h 00h								
S/W Reset	00h 00h ...00h 00h								
H/W Reset	00h 00h ...00h 00h								

5.8.2. Digital 3 Gamma Enable (85h)

Command Page			Page 5																
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default								
85h	1st	W/R	0	1	0	0	EN_3G	0	0	0	40h								
Description		En_3G: 0 : digital 3 gamma disable 1 : digital 3 gamma enable																	
Restriction		None																	
Register Availability		<table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>										Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																		
Normal Mode On, Idle Mode Off, Sleep Out	Yes																		
Normal Mode On, Idle Mode On, Sleep Out	Yes																		
Sleep In	Yes																		
Default		<table><tr><th>Status</th><th>Default Value (Before OTP program)</th></tr><tr><td>Power On Sequence</td><td>40h</td></tr><tr><td>S/W Reset</td><td>40h</td></tr><tr><td>H/W Reset</td><td>40h</td></tr></table>										Status	Default Value (Before OTP program)	Power On Sequence	40h	S/W Reset	40h	H/W Reset	40h
Status	Default Value (Before OTP program)																		
Power On Sequence	40h																		
S/W Reset	40h																		
H/W Reset	40h																		

5.8.3. EXTC Command Set Enable Register (FFh)

Command Page			Page 5																																		
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default																										
FFh	1st	W	1	0	0	1	1	0	0	0	98h																										
	2nd	W	1	0	0	0	0	0	0	1	81h																										
	3rd	W	PAGE[7:0]									05h																									
Description	PAGE[7:0]: Set the command page.																																				
	<table><tr><th>PAGE[7:0]</th><th>Command Page</th></tr><tr><td>00h</td><td>Page 0</td></tr><tr><td>01h</td><td>Page 1</td></tr><tr><td>02h</td><td>Page 2</td></tr><tr><td>03h</td><td>Page 3</td></tr><tr><td>04h</td><td>Page 4</td></tr><tr><td>05h</td><td>Page 5</td></tr><tr><td>06h</td><td>Page 6</td></tr><tr><td>07h</td><td>Page 7</td></tr><tr><td>08h</td><td>Page 8</td></tr><tr><td>09h</td><td>Page 9</td></tr><tr><td>0Ah</td><td>Page 10</td></tr><tr><td>Others</td><td>Reserved</td></tr></table>											PAGE[7:0]	Command Page	00h	Page 0	01h	Page 1	02h	Page 2	03h	Page 3	04h	Page 4	05h	Page 5	06h	Page 6	07h	Page 7	08h	Page 8	09h	Page 9	0Ah	Page 10	Others	Reserved
	PAGE[7:0]	Command Page																																			
	00h	Page 0																																			
	01h	Page 1																																			
	02h	Page 2																																			
	03h	Page 3																																			
	04h	Page 4																																			
	05h	Page 5																																			
	06h	Page 6																																			
	07h	Page 7																																			
	08h	Page 8																																			
	09h	Page 9																																			
	0Ah	Page 10																																			
Others	Reserved																																				
Set the register, 1 st Parameter = 98h, 2 nd Parameter = 81h, 3 rd Parameter = Page value to enable “Page command set” available																																					
See section “5.1 Command Flow”.																																					
Restriction	None																																				
Register Availability	<table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>											Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes																		
Status	Availability																																				
Normal Mode On, Idle Mode Off, Sleep Out	Yes																																				
Normal Mode On, Idle Mode On, Sleep Out	Yes																																				
Sleep In	Yes																																				
Default	<table><tr><th>Status</th><th>Default Value</th></tr><tr><td>Power On Sequence</td><td>05h</td></tr><tr><td>S/W Reset</td><td>05h</td></tr><tr><td>H/W Reset</td><td>05h</td></tr></table>											Status	Default Value	Power On Sequence	05h	S/W Reset	05h	H/W Reset	05h																		
Status	Default Value																																				
Power On Sequence	05h																																				
S/W Reset	05h																																				
H/W Reset	05h																																				

5.9. Page 6 Command Description

5.9.1. Fine Digital Gamma Control 2 (00h~5Bh)

Command Page			Page 6									
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default	
00h	1st	W/R	FineOffsetG00[5:0]						GRPG_OP0[9:8]		XX	
01h	1st	W/R	GRPG_OP0[7:0]									XX
02h	1st	W/R	FineOffsetG01[5:0]						GRPG_OP1[9:8]		XX	
03h	1st	W/R	GRPG_OP1[7:0]									XX
04h	1st	W/R	FineOffsetG02[5:0]						GRPG_OP2[9:8]		XX	
05h	1st	W/R	GRPG_OP2[7:0]									XX
06h	1st	W/R	FineOffsetG03[5:0]						GRPG_OP3[9:8]		XX	
07h	1st	W/R	GRPG_OP3[7:0]									XX
08h	1st	W/R	FineOffsetG04[5:0]						GRPG_OP4[9:8]		XX	
09h	1st	W/R	GRPG_OP4[7:0]									XX
0Ah	1st	W/R	FineOffsetG05[5:0]						GRPG_OP5[9:8]		XX	
0Bh	1st	W/R	GRPG_OP5[7:0]									XX
0Ch	1st	W/R	FineOffsetG06[5:0]						GRPG_OP6[9:8]		XX	
0Dh	1st	W/R	GRPG_OP6[7:0]									XX
0Eh	1st	W/R	FineOffsetG07[5:0]						GRPG_OP7[9:8]		XX	
0Fh	1st	W/R	GRPG_OP7[7:0]									XX
10h	1st	W/R	FineOffsetG08[5:0]						GRPG_OP8[9:8]		XX	
11h	1st	W/R	GRPG_OP8[7:0]									XX
12h	1st	W/R	FineOffsetG09[5:0]						GRPG_OP9[9:8]		XX	
13h	1st	W/R	GRPG_OP9[7:0]									XX
14h	1st	W/R	FineOffsetG10[5:0]						GRPG_OP10[9:8]		XX	
15h	1st	W/R	GRPG_OP10[7:0]									XX
16h	1st	W/R	FineOffsetG11[5:0]						GRPG_OP11[9:8]		XX	
17h	1st	W/R	GRPG_OP11[7:0]									XX
18h	1st	W/R	FineOffsetG12[5:0]						GRPG_OP12[9:8]		XX	
19h	1st	W/R	GRPG_OP12[7:0]									XX
1Ah	1st	W/R	FineOffsetG13[5:0]						GRPG_OP13[9:8]		XX	
1Bh	1st	W/R	GRPG_OP13[7:0]									XX
1Ch	1st	W/R	FineOffsetG14[5:0]						GRPG_OP14[9:8]		XX	
1Dh	1st	W/R	GRPG_OP14[7:0]									XX
1Eh	1st	W/R	FineOffsetG15[5:0]						GRPG_OP15[9:8]		XX	
1Fh	1st	W/R	GRPG_OP15[7:0]									XX
20h	1st	W/R	FineOffsetG16[5:0]						GRPG_OP16[9:8]		XX	
21h	1st	W/R	GRPG_OP16[7:0]									XX
22h	1st	W/R	FineOffsetG17[5:0]						GRPG_OP17[9:8]		XX	
23h	1st	W/R	GRPG_OP17[7:0]									XX
24h	1st	W/R	FineOffsetG18[5:0]						GRPG_OP18[9:8]		XX	
25h	1st	W/R	GRPG_OP18[7:0]									XX
26h	1st	W/R	FineOffsetG19[5:0]						GRPG_OP19[9:8]		XX	
27h	1st	W/R	GRPG_OP19[7:0]									XX
28h	1st	W/R	FineOffsetG20[5:0]						GRPG_OP20[9:8]		XX	
29h	1st	W/R	GRPG_OP20[7:0]									XX
2Ah	1st	W/R	FineOffsetG21[5:0]						GRPG_OP21[9:8]		XX	
2Bh	1st	W/R	GRPG_OP21[7:0]									XX
2Ch	1st	W/R	FineOffsetG22[5:0]						GRPG_OP22[9:8]		XX	
2Dh	1st	W/R	GRPG_OP22[7:0]									XX
2Eh	1st	W/R	FineOffsetG23[5:0]						GRPG_OP23[9:8]		XX	
2Fh	1st	W/R	GRPG_OP23[7:0]									XX
30h	1st	W/R	FineOffsetG24[5:0]						GRPG_OP24[9:8]		XX	
31h	1st	W/R	GRPG_OP24[7:0]									XX
32h	1st	W/R	FineOffsetG25[5:0]						GRPG_OP25[9:8]		XX	

The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.

33h	1st	W/R	GRPG_OP25[7:0]								XX
34h	1st	W/R	FineOffsetG26[5:0]						GRPG_OP26[9:8]		XX
35h	1st	W/R	GRPG_OP26[7:0]								XX
36h	1st	W/R	FineOffsetG27[5:0]						GRPG_OP27[9:8]		XX
37h	1st	W/R	GRPG_OP27[7:0]								XX
38h	1st	W/R	FineOffsetG28[5:0]						GRPG_OP28[9:8]		XX
39h	1st	W/R	GRPG_OP28[7:0]								XX
3Ah	1st	W/R	0	0	0	0	0	0	GRPG_OP29[9:8]		XX
3Bh	1st	W/R	GRPG_OP29[7:0]								XX
3Ch	1st	W/R	0	0	0	0	0	0	GRPG_OP30[9:8]		XX
3Dh	1st	W/R	GRPG_OP30[7:0]								XX
3Eh	1st	W/R	0	0	0	0	0	0	GRPG_OP31[9:8]		XX
3Fh	1st	W/R	GRPG_OP31[7:0]								XX
40h	1st	W/R	0	0	0	0	0	0	GRPG_OP32[9:8]		XX
41h	1st	W/R	GRPG_OP32[7:0]								XX
42h	1st	W/R	0	0	0	0	0	0	GRPG_OP33[9:8]		XX
43h	1st		GRPG_OP33[7:0]								XX
44h	1st	W/R	0	0	0	0	0	0	GRPG_OP34[9:8]		XX
45h	1st		GRPG_OP34[7:0]								XX
46h	1st	W/R	0	0	0	0	0	0	GRPG_OP35[9:8]		XX
47h	1st	W/R	GRPG_OP35[7:0]								XX
48h	1st	W/R	0	0	0	0	0	0	GRPG_OP36[9:8]		XX
49h	1st	W/R	GRPG_OP36[7:0]								XX
4Ah	1st	W/R	0	0	0	0	0	0	GRPG_OP37[9:8]		XX
4Bh	1st	W/R	GRPG_OP37[7:0]								XX
4Ch	1st	W/R	0	0	0	0	0	0	GRPG_OP38[9:8]		XX
4Dh	1st	W/R	GRPG_OP38[7:0]								XX
4Eh	1st	W/R	0	0	0	0	0	0	GRPG_OP39[9:8]		XX
4Fh	1st	W/R	GRPG_OP39[7:0]								XX
50h	1st	W/R	0	0	0	0	0	0	GRPG_OP40[9:8]		XX
51h	1st	W/R	GRPG_OP40[7:0]								XX
52h	1st	W/R	0	0	0	0	0	0	GRPG_OP41[9:8]		XX
53h	1st	W/R	GRPG_OP41[7:0]								XX
54h	1st	W/R	0	0	0	0	0	0	GRPG_OP42[9:8]		XX
55h	1st	W/R	GRPG_OP42[7:0]								XX
56h	1st	W/R	0	0	0	0	0	0	GRPG_OP43[9:8]		XX
57h	1st	W/R	GRPG_OP43[7:0]								XX
58h	1st	W/R	0	0	0	0	0	0	GRPG_OP44[9:8]		XX
59h	1st	W/R	GRPG_OP44[7:0]								XX
5Ah	1st	W/R	0	0	0	0	0	0	GRPG_OP45[9:8]		XX
5Bh	1st	W/R	GRPG_OP45[7:0]								XX
FFh	1st	W	1	0	0	1	1	0	0	0	98
	2nd	W	1	0	0	0	0	0	0	1	81
	3rd	W	Page[7:0]								06
Description		GRPG_OP0[9:0]~GRPG_OP45[9:0]: Digital Gamma Macro-adjustment registers for green gamma curve.									

	Setting Digital Gamma Control 2 <table><tr><td>Register Address</td><td>1st parameter Device code 1</td><td>2nd parameter Device code 2</td><td>3rd parameter Page_select</td></tr><tr><td>FFh</td><td>98h</td><td>81h</td><td>06h</td></tr></table> Case 2 Case 1 (The first time to set Digital Gamma Control) Command Sequence (by order) Set register 00h = XXh Set register 01h = XXh . . Set register 5Bh = XXh XXh = Digital Gamma adjustment One pair of commands(even and odd) must be written for a revised digital gamma point Example: modify GRPG_OP26 = 123h 123h = Digital Gamma adjustment Step1: set register 34h(even) = 01h Step2: set register 35h(odd) = 23h (Other registers still keep original value) Digital Gamma Control 2 Setting finished	Register Address	1st parameter Device code 1	2nd parameter Device code 2	3rd parameter Page_select	FFh	98h	81h	06h
Register Address	1st parameter Device code 1	2nd parameter Device code 2	3rd parameter Page_select						
FFh	98h	81h	06h						
Restriction	None								
Register Availability	<table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>	Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability								
Normal Mode On, Idle Mode Off, Sleep Out	Yes								
Normal Mode On, Idle Mode On, Sleep Out	Yes								
Sleep In	Yes								
Default	<table><tr><th>Status</th><th>Default Value</th></tr><tr><td>Power On Sequence</td><td>00h 00h ...00h 00h</td></tr><tr><td>S/W Reset</td><td>00h 00h ...00h 00h</td></tr><tr><td>H/W Reset</td><td>00h 00h ...00h 00h</td></tr></table>	Status	Default Value	Power On Sequence	00h 00h ...00h 00h	S/W Reset	00h 00h ...00h 00h	H/W Reset	00h 00h ...00h 00h
Status	Default Value								
Power On Sequence	00h 00h ...00h 00h								
S/W Reset	00h 00h ...00h 00h								
H/W Reset	00h 00h ...00h 00h								

5.9.2. EXTC Command Set Enable Register (FFh)

Command Page			Page 6																																		
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default																										
FFh	1st	W	1	0	0	1	1	0	0	0	98h																										
	2nd	W	1	0	0	0	0	0	0	1	81h																										
	3rd	W	PAGE[7:0]									06h																									
Description	PAGE[7:0]: Set the command page.																																				
	<table><tr><th>PAGE[7:0]</th><th>Command Page</th></tr><tr><td>00h</td><td>Page 0</td></tr><tr><td>01h</td><td>Page 1</td></tr><tr><td>02h</td><td>Page 2</td></tr><tr><td>03h</td><td>Page 3</td></tr><tr><td>04h</td><td>Page 4</td></tr><tr><td>05h</td><td>Page 5</td></tr><tr><td>06h</td><td>Page 6</td></tr><tr><td>07h</td><td>Page 7</td></tr><tr><td>08h</td><td>Page 8</td></tr><tr><td>09h</td><td>Page 9</td></tr><tr><td>0Ah</td><td>Page 10</td></tr><tr><td>Others</td><td>Reserved</td></tr></table>											PAGE[7:0]	Command Page	00h	Page 0	01h	Page 1	02h	Page 2	03h	Page 3	04h	Page 4	05h	Page 5	06h	Page 6	07h	Page 7	08h	Page 8	09h	Page 9	0Ah	Page 10	Others	Reserved
	PAGE[7:0]	Command Page																																			
	00h	Page 0																																			
	01h	Page 1																																			
	02h	Page 2																																			
	03h	Page 3																																			
	04h	Page 4																																			
	05h	Page 5																																			
	06h	Page 6																																			
	07h	Page 7																																			
	08h	Page 8																																			
	09h	Page 9																																			
	0Ah	Page 10																																			
Others	Reserved																																				
Set the register, 1 st Parameter = 98h, 2 nd Parameter = 81h, 3 rd Parameter = Page value to enable “Page command set” available																																					
See section “5.1 Command Flow”.																																					
Restriction	None																																				
Register Availability	<table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>											Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes																		
Status	Availability																																				
Normal Mode On, Idle Mode Off, Sleep Out	Yes																																				
Normal Mode On, Idle Mode On, Sleep Out	Yes																																				
Sleep In	Yes																																				
Default	<table><tr><th>Status</th><th>Default Value</th></tr><tr><td>Power On Sequence</td><td>06h</td></tr><tr><td>S/W Reset</td><td>06h</td></tr><tr><td>H/W Reset</td><td>06h</td></tr></table>											Status	Default Value	Power On Sequence	06h	S/W Reset	06h	H/W Reset	06h																		
Status	Default Value																																				
Power On Sequence	06h																																				
S/W Reset	06h																																				
H/W Reset	06h																																				

5.10. Page 7 Command Description

5.10.1. Fine Digital Gamma Control 3 (00h~5Bh)

Command Page			Page 7								
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default
00h	1st	W/R	FineOffsetB00[5:0]						GRPB_OP0[9:8]		XX
01h	1st	W/R	GRPB_OP0[7:0]								XX
02h	1st	W/R	FineOffsetB01[5:0]						GRPB_OP1[9:8]		XX
03h	1st	W/R	GRPB_OP1[7:0]								XX
04h	1st	W/R	FineOffsetB02[5:0]						GRPB_OP2[9:8]		XX
05h	1st	W/R	GRPB_OP2[7:0]								XX
06h	1st	W/R	FineOffsetB03[5:0]						GRPB_OP3[9:8]		XX
07h	1st	W/R	GRPB_OP3[7:0]								XX
08h	1st	W/R	FineOffsetB04[5:0]						GRPB_OP4[9:8]		XX
09h	1st	W/R	GRPB_OP4[7:0]								XX
0Ah	1st	W/R	FineOffsetB05[5:0]						GRPB_OP5[9:8]		XX
0Bh	1st	W/R	GRPB_OP5[7:0]								XX
0Ch	1st	W/R	FineOffsetB06[5:0]						GRPB_OP6[9:8]		XX
0Dh	1st	W/R	GRPB_OP6[7:0]								XX
0Eh	1st	W/R	FineOffsetB07[5:0]						GRPB_OP7[9:8]		XX
0Fh	1st	W/R	GRPB_OP7[7:0]								XX
10h	1st	W/R	FineOffsetB08[5:0]						GRPB_OP8[9:8]		XX
11h	1st	W/R	GRPB_OP8[7:0]								XX
12h	1st	W/R	FineOffsetB09[5:0]						GRPB_OP9[9:8]		XX
13h	1st	W/R	GRPB_OP9[7:0]								XX
14h	1st	W/R	FineOffsetB10[5:0]						GRPB_OP10[9:8]		XX
15h	1st	W/R	GRPB_OP10[7:0]								XX
16h	1st	W/R	FineOffsetB11[5:0]						GRPB_OP11[9:8]		XX
17h	1st	W/R	GRPB_OP11[7:0]								XX
18h	1st	W/R	FineOffsetB12[5:0]						GRPB_OP12[9:8]		XX
19h	1st	W/R	GRPB_OP12[7:0]								XX
1Ah	1st	W/R	FineOffsetB13[5:0]						GRPB_OP13[9:8]		XX
1Bh	1st	W/R	GRPB_OP13[7:0]								XX
1Ch	1st	W/R	FineOffsetB14[5:0]						GRPB_OP14[9:8]		XX
1Dh	1st	W/R	GRPB_OP14[7:0]								XX
1Eh	1st	W/R	FineOffsetB15[5:0]						GRPB_OP15[9:8]		XX
1Fh	1st	W/R	GRPB_OP15[7:0]								XX
20h	1st	W/R	FineOffsetB16[5:0]						GRPB_OP16[9:8]		XX
21h	1st	W/R	GRPB_OP16[7:0]								XX
22h	1st	W/R	FineOffsetB17[5:0]						GRPB_OP17[9:8]		XX
23h	1st	W/R	GRPB_OP17[7:0]								XX
24h	1st	W/R	FineOffsetB18[5:0]						GRPB_OP18[9:8]		XX
25h	1st	W/R	GRPB_OP18[7:0]								XX
26h	1st	W/R	FineOffsetB19[5:0]						GRPB_OP19[9:8]		XX
27h	1st	W/R	GRPB_OP19[7:0]								XX
28h	1st	W/R	FineOffsetB20[5:0]						GRPB_OP20[9:8]		XX
29h	1st	W/R	GRPB_OP20[7:0]								XX
2Ah	1st	W/R	FineOffsetB21[5:0]						GRPB_OP21[9:8]		XX
2Bh	1st	W/R	GRPB_OP21[7:0]								XX
2Ch	1st	W/R	FineOffsetB22[5:0]						GRPB_OP22[9:8]		XX
2Dh	1st	W/R	GRPB_OP22[7:0]								XX
2Eh	1st	W/R	FineOffsetB23[5:0]						GRPB_OP23[9:8]		XX
2Fh	1st	W/R	GRPB_OP23[7:0]								XX
30h	1st	W/R	FineOffsetB24[5:0]						GRPB_OP24[9:8]		XX
31h	1st	W/R	GRPB_OP24[7:0]								XX
32h	1st	W/R	FineOffsetB25[5:0]						GRPB_OP25[9:8]		XX

The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.

33h	1st	W/R	GRPB_OP25[7:0]								XX
34h	1st	W/R	FineOffsetB26[5:0]						GRPB_OP26[9:8]		XX
35h	1st	W/R	GRPB_OP26[7:0]								XX
36h	1st	W/R	FineOffsetB27[5:0]						GRPB_OP27[9:8]		XX
37h	1st	W/R	GRPB_OP27[7:0]								XX
38h	1st	W/R	FineOffsetB28[5:0]						GRPB_OP28[9:8]		XX
39h	1st	W/R	GRPB_OP28[7:0]								XX
3Ah	1st	W/R	0	0	0	0	0	0	GRPB_OP29[9:8]		XX
3Bh	1st	W/R	GRPB_OP29[7:0]								XX
3Ch	1st	W/R	0	0	0	0	0	0	GRPB_OP30[9:8]		XX
3Dh	1st	W/R	GRPB_OP30[7:0]								XX
3Eh	1st	W/R	0	0	0	0	0	0	GRPB_OP31[9:8]		XX
3Fh	1st	W/R	GRPB_OP31[7:0]								XX
40h	1st	W/R	0	0	0	0	0	0	GRPB_OP32[9:8]		XX
41h	1st	W/R	GRPB_OP32[7:0]								XX
42h	1st	W/R	0	0	0	0	0	0	GRPB_OP33[9:8]		XX
43h	1st		GRPB_OP33[7:0]								XX
44h	1st	W/R	0	0	0	0	0	0	GRPB_OP34[9:8]		XX
45h	1st		GRPB_OP34[7:0]								XX
46h	1st	W/R	0	0	0	0	0	0	GRPB_OP35[9:8]		XX
47h	1st	W/R	GRPB_OP35[7:0]								XX
48h	1st	W/R	0	0	0	0	0	0	GRPB_OP36[9:8]		XX
49h	1st	W/R	GRPB_OP36[7:0]								XX
4Ah	1st	W/R	0	0	0	0	0	0	GRPB_OP37[9:8]		XX
4Bh	1st	W/R	GRPB_OP37[7:0]								XX
4Ch	1st	W/R	0	0	0	0	0	0	GRPB_OP38[9:8]		XX
4Dh	1st	W/R	GRPB_OP38[7:0]								XX
4Eh	1st	W/R	0	0	0	0	0	0	GRPB_OP39[9:8]		XX
4Fh	1st	W/R	GRPB_OP39[7:0]								XX
50h	1st	W/R	0	0	0	0	0	0	GRPG_OP40[9:8]		XX
51h	1st	W/R	GRPB_OP40[7:0]								XX
52h	1st	W/R	0	0	0	0	0	0	GRPB_OP41[9:8]		XX
53h	1st	W/R	GRPB_OP41[7:0]								XX
54h	1st	W/R	0	0	0	0	0	0	GRPB_OP42[9:8]		XX
55h	1st	W/R	GRPB_OP42[7:0]								XX
56h	1st	W/R	0	0	0	0	0	0	GRPB_OP43[9:8]		XX
57h	1st	W/R	GRPB_OP43[7:0]								XX
58h	1st	W/R	0	0	0	0	0	0	GRPB_OP44[9:8]		XX
59h	1st	W/R	GRPB_OP44[7:0]								XX
5Ah	1st	W/R	0	0	0	0	0	0	GRPB_OP45[9:8]		XX
5Bh	1st	W/R	GRPB_OP45[7:0]								XX
FFh	1st	W	1	0	0	1	1	0	0	0	98
	2nd	W	1	0	0	0	0	0	0	1	81
	3rd	W	Page[7:0]								07
Description		GRPB_OP0[9:0]~GRPB_OP45[9:0]: Digital Gamma Macro-adjustment registers for blue gamma curve.									

	Setting Digital Gamma Control 3 <table><tr><td>Register Address</td><td>1st parameter Device code 1</td><td>2nd parameter Device code 2</td><td>3rd parameter Page_select</td></tr><tr><td>FFh</td><td>98h</td><td>81h</td><td>07h</td></tr></table> Case 2 Case 1 (The first time to set Digital Gamma Control) Command Sequence (by order) Set register 00h = XXh Set register 01h = XXh . . Set register 5Bh = XXh XXh = Digital Gamma adjustment One pair of commands(even and odd) must be written for a revised digital gamma point Example: modify GRPB_OP26 = 123h 123h = Digital Gamma adjustment Step1: set register 34h(even) = 01h Step2: set register 35h(odd) = 23h (Other registers still keep original value) Digital Gamma Control 3 Setting finished	Register Address	1st parameter Device code 1	2nd parameter Device code 2	3rd parameter Page_select	FFh	98h	81h	07h
Register Address	1st parameter Device code 1	2nd parameter Device code 2	3rd parameter Page_select						
FFh	98h	81h	07h						
Restriction	None								
Register Availability	<table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>	Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability								
Normal Mode On, Idle Mode Off, Sleep Out	Yes								
Normal Mode On, Idle Mode On, Sleep Out	Yes								
Sleep In	Yes								
Default	<table><tr><th>Status</th><th>Default Value</th></tr><tr><td>Power On Sequence</td><td>00h 00h ...00h 00h</td></tr><tr><td>S/W Reset</td><td>00h 00h ...00h 00h</td></tr><tr><td>H/W Reset</td><td>00h 00h ...00h 00h</td></tr></table>	Status	Default Value	Power On Sequence	00h 00h ...00h 00h	S/W Reset	00h 00h ...00h 00h	H/W Reset	00h 00h ...00h 00h
Status	Default Value								
Power On Sequence	00h 00h ...00h 00h								
S/W Reset	00h 00h ...00h 00h								
H/W Reset	00h 00h ...00h 00h								

5.10.2. EXTC Command Set Enable Register (FFh)


Command Page			Page 7																																		
Address	Parameter	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Default																										
FFh	1st	W	1	0	0	1	1	0	0	0	98h																										
	2nd	W	1	0	0	0	0	0	0	1	81h																										
	3rd	W	PAGE[7:0]									07h																									
Description	PAGE[7:0]: Set the command page.																																				
	<table><tr><th>PAGE[7:0]</th><th>Command Page</th></tr><tr><td>00h</td><td>Page 0</td></tr><tr><td>01h</td><td>Page 1</td></tr><tr><td>02h</td><td>Page 2</td></tr><tr><td>03h</td><td>Page 3</td></tr><tr><td>04h</td><td>Page 4</td></tr><tr><td>05h</td><td>Page 5</td></tr><tr><td>06h</td><td>Page 6</td></tr><tr><td>07h</td><td>Page 7</td></tr><tr><td>08h</td><td>Page 8</td></tr><tr><td>09h</td><td>Page 9</td></tr><tr><td>0Ah</td><td>Page 10</td></tr><tr><td>Others</td><td>Reserved</td></tr></table>											PAGE[7:0]	Command Page	00h	Page 0	01h	Page 1	02h	Page 2	03h	Page 3	04h	Page 4	05h	Page 5	06h	Page 6	07h	Page 7	08h	Page 8	09h	Page 9	0Ah	Page 10	Others	Reserved
	PAGE[7:0]	Command Page																																			
	00h	Page 0																																			
	01h	Page 1																																			
	02h	Page 2																																			
	03h	Page 3																																			
	04h	Page 4																																			
	05h	Page 5																																			
	06h	Page 6																																			
	07h	Page 7																																			
	08h	Page 8																																			
	09h	Page 9																																			
	0Ah	Page 10																																			
Others	Reserved																																				
Set the register, 1 st Parameter = 98h, 2 nd Parameter = 81h, 3 rd Parameter = Page value to enable “Page command set” available																																					
See section “5.1 Command Flow”.																																					
Restriction	None																																				
Register Availability	<table><tr><th>Status</th><th>Availability</th></tr><tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></table>											Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes																		
Status	Availability																																				
Normal Mode On, Idle Mode Off, Sleep Out	Yes																																				
Normal Mode On, Idle Mode On, Sleep Out	Yes																																				
Sleep In	Yes																																				
Default	<table><tr><th>Status</th><th>Default Value</th></tr><tr><td>Power On Sequence</td><td>07h</td></tr><tr><td>S/W Reset</td><td>07h</td></tr><tr><td>H/W Reset</td><td>07h</td></tr></table>											Status	Default Value	Power On Sequence	07h	S/W Reset	07h	H/W Reset	07h																		
Status	Default Value																																				
Power On Sequence	07h																																				
S/W Reset	07h																																				
H/W Reset	07h																																				

6. Source Driver

The source driver uses 2402 channels (S1~S2400 and SDUM[2:1] channels) for the Zig-zag function used for driving the source line of the TFT LCD panel. The source driver converts the digital data into the analog voltage and generates corresponding gray scale voltage output, enabling up to 16.7M colors to be displayed simultaneously. The output circuit of this source driver incorporates an operational amplifier, so that a positive and a negative voltage can be alternately outputted from each channel.


6.1. Zig-zag Inversion

Zig-zag Inversion is used to reduce the power consumption. The Zig-zag inversion decreases the switching frequency of the source related to the magnitude of power consumption. This method will have an addendum data line, SDUM.



6.2. Zig-zag Inversion Concept

The Zig-zag method uses the same polarity of data line of the column inversion to show the 1-dot inversion.



6.3. Zig-zag Inversion Source Output Method

The driving panel display method adds one sub-pixel at the Gate_Even to shift the data output.

(At the Gate_Even line, an additional data line is utilized.)

Red Pattern

	SDUM1	S1	S2	S3	S4	S5
Gate_Odd	R1	G1	B1	R2	G2	B2
Gate_Even		R1	G1	B1	R2	G2
Gate_Odd	R1	G1	B1	R2	G2	B2
Gate_Even		R1	G1	B1	R2	G2
Gate_Odd	R1	G1	B1	R2	G2	B2
Gate_Even		R1	G1	B1	R2	G2

Sn-5	Sn-4	Sn-3	Sn-2	Sn-1	Sn
Gx-1	Bx-1	Rx	Gx	Bx	
Rx-1	Gx-1	Bx-1	Rx	Gx	Bx
Gx-1	Bx-1	Rx	Gx	Bx	
Rx-1	Gx-1	Bx-1	Rx	Gx	Bx
Gx-1	Bx-1	Rx	Gx	Bx	
Rx-1	Gx-1	Bx-1	Rx	Gx	Bx

Green Pattern

	SDUM1	S1	S2	S3	S4	S5
Gate_Odd	R1	G1	B1	R2	G2	B2
Gate_Even		R1	G1	B1	R2	G2
Gate_Odd	R1	G1	B1	R2	G2	B2
Gate_Even		R1	G1	B1	R2	G2
Gate_Odd	R1	G1	B1	R2	G2	B2
Gate_Even		R1	G1	B1	R2	G2

Sn-5	Sn-4	Sn-3	Sn-2	Sn-1	Sn
Gx-1	Bx-1	Rx	Gx	Bx	
Rx-1	Gx-1	Bx-1	Rx	Gx	Bx
Gx-1	Bx-1	Rx	Gx	Bx	
Rx-1	Gx-1	Bx-1	Rx	Gx	Bx
Gx-1	Bx-1	Rx	Gx	Bx	
Rx-1	Gx-1	Bx-1	Rx	Gx	Bx

Blue Pattern

	SDUM1	S1	S2	S3	S4	S5
Gate_Odd	R1	G1	B1	R2	G2	B2
Gate_Even		R1	G1	B1	R2	G2
Gate_Odd	R1	G1	B1	R2	G2	B2
Gate_Even		R1	G1	B1	R2	G2
Gate_Odd	R1	G1	B1	R2	G2	B2
Gate_Even		R1	G1	B1	R2	G2

Sn-5	Sn-4	Sn-3	Sn-2	Sn-1	Sn
Gx-1	Bx-1	Rx	Gx	Bx	
Rx-1	Gx-1	Bx-1	Rx	Gx	Bx
Gx-1	Bx-1	Rx	Gx	Bx	
Rx-1	Gx-1	Bx-1	Rx	Gx	Bx
Gx-1	Bx-1	Rx	Gx	Bx	
Rx-1	Gx-1	Bx-1	Rx	Gx	Bx

6.4. Zig-zag Inversion RED Data Display


The figure below illustrates the Zig-zag inversion panel driving method for Red data input.

When driving a Red pattern, the Red and Blue sub-pixels will light up line by line according to the data signal input.

Source Output

	SDUM1	S1	S2	S3	S4	S5	S6		Sn-6	Sn-5	Sn-4	Sn-3	Sn-2	Sn-1	Sn
Gate_Odd	R1	G1	B1	R2	G2	B2	R3		Rx-1	Gx-1	Bx-1	Rx	Gx	Bx	
Gate_Even		R1	G1	B1	R2	G2	B2		Bx-2	Rx-1	Gx-1	Bx-1	Rx	Gx	Bx
Gate_Odd	R1	G1	B1	R2	G2	B2	R3		Rx-1	Gx-1	Bx-1	Rx	Gx	Bx	
Gate_Even		R1	G1	B1	R2	G2	B2		Bx-2	Rx-1	Gx-1	Bx-1	Rx	Gx	Bx

Panel Driving




The figure below is the Zig-zag inversion panel driving method. The panel will be driven by the Red data input of the Gate_Odd and the Green data input of the Gate_Even.

Source Output

	SDUM1	S1	S2	S3	S4	S5	S6		Sn-6	Sn-5	Sn-4	Sn-3	Sn-2	Sn-1	Sn
Gate_Odd	R1	G1	B1	R2	G2	B2	R3		Rx-1	Gx-1	Bx-1	Rx	Gx	Bx	
Gate_Even		R1	G1	B1	R2	G2	B2		Bx-2	Rx-1	Gx-1	Bx-1	Rx	Gx	Bx
Gate_Odd	R1	G1	B1	R2	G2	B2	R3		Rx-1	Gx-1	Bx-1	Rx	Gx	Bx	
Gate_Even		R1	G1	B1	R2	G2	B2		Bx-2	Rx-1	Gx-1	Bx-1	Rx	Gx	Bx

Panel Driving




6.5. Zig-zag Inversion GREEN Data Display


The figure below illustrates the Zig-zag inversion panel driving method for Green data input.

When driving a Green pattern, the Green and Red sub-pixels will light up line by line according to the data signal input.

Source Output




Panel Driving




The figure below is the Zig-zag inversion panel driving method. The panel will be driven by the Green data input of the Gate_Odd and the Blue data input of the Gate_Even.

Source Output



Panel Driving



6.6. Zig-zag Inversion BLUE Data Display


The figure below illustrates the Zig-zag inversion panel driving method for Blue data input.

When driving a Blue pattern, the Blue and Green sub-pixels will light up line by line according to the data signal input.

Source Output

	SDUM1	S1	S2	S3	S4	S5	S6		Sn-6	Sn-5	Sn-4	Sn-3	Sn-2	Sn-1	Sn
Gate_Odd	R1	G1	B1	R2	G2	B2	R3		Rx-1	Gx-1	Bx-1	Rx	Gx	Bx	
Gate_Even		R1	G1	B1	R2	G2	B2		Bx-2	Rx-1	Gx-1	Bx-1	Rx	Gx	Bx
Gate_Odd	R1	G1	B1	R2	G2	B2	R3	...	Rx-1	Gx-1	Bx-1	Rx	Gx	Bx	
Gate_Even		R1	G1	B1	R2	G2	B2		Bx-2	Rx-1	Gx-1	Bx-1	Rx	Gx	Bx

Panel Driving




The figure below is the Zig-zag inversion panel driving method. The panel will be driven by the Blue data input of the Gate_Odd and the Red data input of the Gate_Even.

Source Output


	SDUM1	S1	S2	S3	S4	S5	S6		Sn-6	Sn-5	Sn-4	Sn-3	Sn-2	Sn-1	Sn
Gate_Odd	R1	G1	B1	R2	G2	B2	R3		Rx-1	Gx-1	Bx-1	Rx	Gx	Bx	
Gate_Even		R1	G1	B1	R2	G2	B2		Bx-2	Rx-1	Gx-1	Bx-1	Rx	Gx	Bx
Gate_Odd	R1	G1	B1	R2	G2	B2	R3	...	Rx-1	Gx-1	Bx-1	Rx	Gx	Bx	
Gate_Even		R1	G1	B1	R2	G2	B2		Bx-2	Rx-1	Gx-1	Bx-1	Rx	Gx	Bx

Panel Driving




6.7. Different Zig-zag Type Panel


Zig-zag Type 1 (DINV[3:0] = 9h)



Zig-zag Type 2 (DINV[3:0] = Ah)



Zig-zag Type 3 (DINV[3:0] = Bh)








Zig-zag Type 4 (DINV[3:0] = Ch)



7. BIST Mode Function

7.1. BIST Mode Pattern

Table 33: BIST Mode Pattern

FRM_PT[0]  White	FRM_PT[1]  Black	FRM_PT[2]  Red	FRM_PT[3]  Green
FRM_PT[4]  Blue	FRM_PT[5]  Gray128	FRM_PT[6]  Gray127	FRM_PT[7]  V-Color bar

8. Content Adaptive Brightness Control (CABC) Function

The CABC, a dynamic backlight control function, drastically reduces the power consumption of the luminance source. The ILI9881C-05 will refer the gray scale content of the display image to output in PWM waveform then to the LED driver for backlight brightness control. The content of gray scale can be increased while simultaneously lowering the brightness of the backlight to achieve the same perceived brightness. The adjusted gray level scale and the power consumption reduction depend on the content of the image.




Figure 83: CABC Block Diagram

The ILI9881C-05 can calculate the backlight brightness level and send a PWM_OUT pulse to the LED driver via LEDPWM pin for backlight brightness control purposes. The PWM frequency can be adjusted by PWM_DIV parameters, and the calculating equation is shown below:

$$f_{LEDPWM} = \frac{32 \text{ MHz}}{(\text{PWM_DIV}[7:0] + 1) \times \text{PWM_DUTY_PRECISION}}$$

Figure 84 is the basic timing diagram which is applied from the ILI9881C-05 in order to control the LED driver.




Figure 84: PWM OUT On/Off Period

9. Color Enhancement Function

9.1. Saturation Enhancement

The ILI9881C-05 provides the saturation enhancement to make the image content more vivid. The main concept in this feature is to enhance the color information on HSL domain, which includes the saturation information of each different color, show as Figure 85.




Figure 85: Saturation Enhancement : HSL model

In Figure 86, there is an example for saturation enhancement. Different enhancement levels being applied in this example.



Figure 86: Saturation Enhancement Image (a) Original, (b) Low Level, (c) Medium Level, (d) High Level.

9.2. Contrast Enhancement

The contrast between the dark and light, indicate the clarity of the image content. In this design, it provides contrast enhancement to increase the difference between dark and light to achieve the high contrast image. The user can select the enhancement level by setting command, the example shows below.




Figure 87: Contrast Enhancement Image (a) Original, (b) After enhancement

9.3. Sharpness Enhancement

Sharpness enhancement is provided to enhance the image visibility. Unlike contrast enhancement, sharpness enhancement is to strengthen the object's edge to make the object more clearly. The user can select the enhancement level by setting command, the example shows below.



Figure 88: Sharpness Enhancement Image (a) Original, (b) After enhancement

9.4. Sunlight Readability

The sunlight readability is in order to achieve high visibility in daylight or other bright light condition. Figure 89 shows the main concept of the influence of ambient light to the LCD displayer and the solution in the high ambient light condition. In this design, it changes the image content to achieve the high visibility in the ambient light condition as shows in Figure 89(b).




Figure 89: Sunlight Readability Concept (a) Backlight efficiency is consumed by ambient light, (b) Enhance the image content to avoid the influence.

10. Sleep Out Command and Self-Diagnostic Functions

10.1. Register Loading Detection

Sleep Out command (See Sleep Out (11h)) is a trigger for an internal function of the display module, which indicates, if the display module loading function of factory default values from EEPROM (or similar device) to registers of the display controller works properly.

The display controller will compare factory values of the EEPROM and register values of the display controller (1st step: compare register and EEPROM values; 2nd step: load EEPROM value to the register). If those two values (EEPROM and register values) are the same, a bit is inverted (= increased by 1), which is defined in command Read Display Self-Diagnostic Result (0Fh) (= RDDSDR) (The used bit of this command is D7). If those values are not the same, this bit (D7) is not inverted (= not increased by 1). The flow chart for this internal function is as follows:




Figure 90: Register Loading Detection

Notes: If the EEPROM and loaded register values are not compared, then they can be changed by 00h to AFh and DAh to DDh commands.

10.2. Functionality Detection

The Sleep Out command (See Sleep Out (11h)) is a trigger for an internal function of the display module. It indicates if the display module is still running and meets functionality requirements. The internal function (the display controller) is compared to check if the display module still meets functionality requirements (e.g. booster voltage levels, timings, etc.). If functionality requirements are met, a bit is inverted (= increased by 1), defined in the command Read Display Self-Diagnostic Result (0Fh) (RDDSDR) (The used bit of this command is D6). If functionality requirement is not the same, this bit (D6) is not inverted (= not increased by 1). The flow chart for this internal function is as follows:





Figure 91: Functionality Detection

Notes: When changing from the Sleep In mode to Sleep Out mode, 120msec are needed after the Sleep Out command before it is able to check if functionality requirements are met and a value of RDDSDR's D6 is valid. Otherwise, there will be 5msec delay for the D6's value to be valid when the Sleep Out command is sent in the Sleep Out mode.

11. Power on/off Sequence

11.1. Power on/off sequence

11.1.1. Power Mode 2A




Symbol	Characteristics	Min.	Typ.	Max.	Units
T_{VDDI_RISE}	VDDI Rise time	10	-	-	us
T_{VSP_RISE}	VSP Rise time	130	-	-	us
T_{VSN_FALL}	VSN Fall time	200	-	-	us
T_{PS_RES}	VDDI/VSP on to Reset high	5	-	-	ms
T_{RES_PULSE}	Reset low pulse time	10	-	-	us
T_{FS_CMD}	Reset to first command	10	-	-	ms


Figure 92: Power on/off sequence with Power Mode 2A

11.1.2. Power Mode 3

Case A:



Case B:




Symbol	Characteristics	Min.	Typ.	Max.	Units
T_{VDDI_RISE}	VDDI Rise time	10	-	-	us
T_{VCI_RISE}	Case A: VCI Rise time	130	-	-	us
	Case B: VCI Rise time	40			
T_{PS_RES}	VDDI/VCI on to Reset high	5	-	-	ms
T_{RES_PULSE}	Reset low pulse time	10	-	-	us
T_{FS_CMD}	Reset to first command	10	-	-	ms


Figure 93: Power on/off sequence with Power Mode 3

11.1.3. Power Mode 4

Case A



Case B



Symbol	Characteristics	Min.	Typ.	Max.	Units
T_{VDDI_RISE}	VDDI Rise time	10	-	-	us
T_{VCI_RISE}	Case A: VCI Rise time	130	-	-	us
	Case B: VCI Rise time	40			
T_{VSP_RISE}	VSP Rise time	130	-	-	us
T_{VSN_FALL}	VSN Fall time	200	-	-	us
T_{PS_RES}	VDDI/VCI on to Reset high	5	-	-	ms
T_{RES_PULSE}	Reset low pulse time	10	-	-	us
T_{FS_CMD}	Reset to first command	10	-	-	ms

Figure 94: Power on/off sequence with Power Mode 4

11.2. Uncontrolled Power Off

The uncontrolled power off means a situation when a battery is removed without the controlled power off sequence. There will not be any damages for the display module, or the display module will not cause any damages for the host or lines of the interface. At an uncontrolled power off event, the ILI9881C-05 will force the display to become blank and will not have any abnormal visible effects within 1 second on the display and remains blank until the Power On Sequence powers it up.

12. Power Level Definition

12.1. Power Levels

4 level modes are defined in order from Maximum to Minimum Power consumption:

1. Normal Mode On (full display), Sleep Out, Idle Mode Off.
In this mode, the display is able to show a maximum of 16.7M colors.
2. Normal Mode On (full display), Sleep Out, Idle Mode On.
In this mode, the display is able to show a maximum of 2 colors.
3. Sleep In Mode.
In this mode, the DC/DC converter, internal oscillator and panel driver circuit are stopped.
4. Power Off Mode.
In this mode, all input powers are removed.

Transition between modes 1-3 is controllable by MCU commands. Mode 4 is entered only when both Power supplies are removed.

12.2. Power Flow Chart




Figure 95: Power Mode Flow Chart

Notes:

1. There is not any abnormal visual effect when one power mode changes to another power mode.
2. There is not any limitation, which is not specified by User, when one power mode changes to another power mode.

13. Characteristics of I/O

13.1. Output or Bi-directional (I/O) Pins

Table 34: Characteristics of Output or Bi-directional (I/O) Pins

Pin/Line	After Power ON	After Hardware Reset	After Software Reset
D0P	Hi-Z (Inactive)	Hi-Z (Inactive)	Hi-Z (Inactive)
D0N	Hi-Z (Inactive)	Hi-Z (Inactive)	Hi-Z (Inactive)
VS	Hi-Z (Inactive)	Hi-Z (Inactive)	Hi-Z (Inactive)
HS	Hi-Z (Inactive)	Hi-Z (Inactive)	Hi-Z (Inactive)
LEDPWM	Low	Low	Low
TE	Low	Low	Low

Note: There will be no output from D0P, D0N, VS, HS, LEDPWM and TE during Power ON/OFF sequence, hardware reset, and software reset.

13.2. Input Pins

Table 35: Input Pins

Pin/Line	During Power ON Process	After Power ON	After Hardware Reset	After Software Reset	During Power OFF Process
RESX	See chapter 11	Input valid	Input valid	Input valid	See chapter 11
IM[2:0]	Input invalid	Input valid	Input valid	Input valid	Input invalid
LANSEL	Input invalid	Input valid	Input valid	Input valid	Input invalid
RS[1:0]	Input invalid	Input valid	Input valid	Input valid	Input invalid
BOOSTM[2:0]	Input invalid	Input valid	Input valid	Input valid	Input invalid
CLKP	Input invalid	Input valid	Input valid	Input valid	Input invalid
CLKN	Input invalid	Input valid	Input valid	Input valid	Input invalid
D0P	Input invalid	Input valid	Input valid	Input valid	Input invalid
D0N	Input invalid	Input valid	Input valid	Input valid	Input invalid
D1P	Input invalid	Input valid	Input valid	Input valid	Input invalid
D1N	Input invalid	Input valid	Input valid	Input valid	Input invalid
D2P	Input invalid	Input valid	Input valid	Input valid	Input invalid
D2N	Input invalid	Input valid	Input valid	Input valid	Input invalid
D3P	Input invalid	Input valid	Input valid	Input valid	Input invalid
D3N	Input invalid	Input valid	Input valid	Input valid	Input invalid

14. NV Memory Programming Flow

14.1. External MTP_PWR 1-Byte Programming Flow





Figure 96: External MTP_PWR 1-Byte Programming Flow

14.2. Internal VGH 1-Byte Programming Flow



Note: Internal VGH Programming must operate in the Low Power mode.

Figure 97: Internal VGH 1-Byte Programming Flow

14.3. Group Programming Flow




Figure 98: Group Programming Flow

Note : If 1-byte program , VCOM OTP program address is register pg1_cmd_52h~55h,

If auto program, VCOM OTP program address is register pg4_cmd_C4h~C7h

15. Gamma Correction




Figure 99: Gamma Architecture

16. Touch Synchronization Signal

The VS and HS pad of ILI9881C-05 can output the synchronization signals to touch sensing signal for touch panel controller. To use these signals, touch panel controller can receive touch sensing signal while avoiding display changing noise.

These signals consist of vertical synchronization signal: VSOUT and horizontal synchronization signal: HSOUT. The level of output voltage is VDDI to GND. Each signal can adjust output timing for internal synchronization signal. The high level width of VSOUT is 1 line, and it is adjustable. VSOUT is outputted always, but HSOUT is outputted during displaying only.

(1) VSOUT output Timing

VSOUT output means internal VSYNC is starting point. VSOUT output timing can be adjusted by VSOD register. Unit is 1H.

(2) HSOUT output Timing

HSOUT output means internal source output timing is starting point. HSOUT output timing can be adjusted by HSOD register. And HSOUT high level width can be adjusted by HSOHW register.




Figure 100: Touch Synchronization Signal

17. Electrical Characteristics

17.1. Absolute Maximum Ratings

The absolute maximum rating is listed in Table 36. When the ILI9881C-05 is used out of the absolute maximum ratings, it may be permanently damaged. To use the ILI9881C-05 within the following electrical characteristics limit is strongly recommended for normal operation. If these electrical characteristic conditions are exceeded during normal operation, the ILI9881C-05 will malfunction and cause poor reliability.

Table 36: Absolute Maximum Ratings

Item	Symbol	Unit	Value
Analog Operating Voltage	VCI ~ GND	V	-0.3 ~ +7.0
Analog Operating Voltage	VCIREF ~ GND	V	-0.3 ~ +7.0
Digital Operating Voltage	VDDI ~ GND	V	-0.3 ~ +3.8
Digital Operating Voltage	VCC1 ~ GND	V	-0.3 ~ +7.0
Digital Operating Voltage	VCC2 ~ GND	V	-0.3 ~ +7.0
DSI Operating Voltage	VDDAM ~ GND	V	-0.3 ~ +3.8
OTP Supply Voltage	MTP_PWR ~ GND	V	-0.3 ~ +9.0
Supply Voltage	VSP ~ GND	V	-0.3 ~ +7.0
Supply Voltage	VSN ~ GND	V	0.3 ~ -7.0
Gate Driver High Voltage	VGH ~ GND	V	-0.3 ~ +18
Gate Driver Low Voltage	VGL ~ GND	V	0.3 ~ -18
Driver Supply Voltage	VDDI - VCL	V	$\leq 6.6V$
Driver Supply Voltage	VGH - VGL	V	$\leq 32.0V$
Input Voltage	VIN	V	-0.3 ~ VDDI + 0.3
HS Input Voltage	VHSIN	V	-0.3 ~ + 1.65
Operating Temperature	Topr	°C	-30 ~ +70
Storage Temperature	Tstg	°C	-55 ~ +110

Note: Even if the absolute maximum rating of one of the above parameters is exceeded only for a short while, the quality of the product may be degraded. Therefore, be sure to use the product within the range of the absolute maximum ratings.

17.2. DC Characteristics for Panel Driving

Item	Symbol	Condition	Min.	Typ.	Max.	Unit	Note
Power & Operation Voltage							
Analog operating voltage	VCI	-	2.5	2.8	6.6	V	
Analog operating voltage	VCIREF		2.5	2.8	6.6	V	
Digital operating voltage	VDDI	-	1.65	2.8	3.6	V	
Digital operating voltage	VCC1		1.65	2.8	6.6	V	
Digital operating voltage	VCC2		1.65	2.8	6.6	V	
DSI operating voltage	VDDAM	-	1.65	1.8	3.6	V	
OTP Supply voltage	MTP_PWR	-	8.4	8.5	8.6	V	
Analog operating voltage	VSP	-	4.5		6.6	V	
Analog operating voltage	VSN	-	-6.6		-4.5	V	
Logic High level input voltage	VIH	-	0.7*VDDI		VDDI	V	Note1
Logic Low level input voltage	VIL	-	-0.3		0.3*VDDI	V	Note1
Logic High level output voltage TE, LEDPWM	VOH	IOH = -1.0mA	0.8*VDDI		VDDI	V	Note1
Logic Low level output voltage TE, LEDPWM	VOL	IOL = +1.0mA	0		0.2*VDDI	V	Note1
Gate Driver High Voltage	VGH	-	8.0	-	18	V	
Gate Driver Low Voltage	VGL	-	-18.0	-	-7.0	V	
Driver Supply Voltage	-	VGH-VGL	15	-	32	V	
VCOM Operation							
DC VCOM Amplitude Voltage	VCOM	-	-4.0	-	0	V	Note3
Source Driver							
Source Output Range	VSOUT(+)	-	0.3	-	VREG1OUT-0.1	V	Note4
	VSOUT(-)	-	VREG2OUT +0.1	-	-0.3	V	Note4
Positive Gamma Reference Voltage	VREG1OUT	-	3.5	-	VSP-0.5 (VSP≤6.1) 5.6 (VSP>6.1)	V	
Negative Gamma Reference Voltage	VREG2OUT	-	VSN+0.5 (VSN≥-6.1) -5.6 (VSN<-6.1)	-	-3.5	V	
Source Output Setting Time	Tr	Below with 99% precision	-	10	-	μs	Note3.4
Output Deviation Voltage (Source Output channel)	Vdev	Sout≥4.2V	-	-	20	mV	Note3
		4.2V>Sout>0.8V	-	-	15	mV	
Output Offset Voltage	VOFFSET	-	-	-	35	mV	Note3
Standby mode current consumption							
Sleep In mode	I(VDDI SLP IN)	Ta = 25 °C VCI=2.8V VDDI=1.8V	-	35	-	μA	
	I(VCI SLP IN)		-	25	-	μA	

Notes:

1. Ta = -30 to 70 °C (to 85 °C no damage) , VCI = 2.5V to 6.6V, VDDI = 1.65V to 3.6V
2. Supply digital VDDI voltage equal or less than analog VCI voltage.
3. Source channel loading = 9KΩ, 70pF/channel
4. The maximum value is between with Note 3 and Gamma setting value

17.3. DSI DC Characteristics

The DSI uses different state codes which depend on DC voltage levels of the clock and data lanes. The meaning of the state codes is defined in the following table.

State Code	Line DC Voltage Levels	
	CLOCK_P or DATA_P	CLOCK_N or DATA_N
HS-0	Low (HS)	High (HS)
HS-1	High (HS)	Low (HS)
LP-00	Low (LP)	Low (LP)
LP-01	Low (LP)	High (LP)
LP-10	High (LP)	Low (LP)
LP-11	High (LP)	High (LP)

Note: $T_a = -30^{\circ}\text{C}$ to 70°C (to $+85^{\circ}\text{C}$ no damage)

17.3.1. DC Characteristics for DSI LP Mode

DC levels of the LP-00, LP-01, LP-10 and LP-11 are defined in the table below: DC Characteristics for the DSI LP mode when LP-RX, LP-CD or LP-TX is mentioned in the condition column. Other logical levels in the table are for MCU interface.

Parameter	Symbol	Condition	Specification			Unit
			Min.	Typ.	Max.	
Logic 1 input voltage	V_{IHLPD}	LP-CD	450	-	1350	mV
Logic 0 input voltage	V_{ILLPCD}	LP-CD	0.0	-	200	mV
Logic 1 input voltage	V_{IHLPRX}	LP-RX (CLK, D0, D1, D2, D3)	880	-	1350	mV
Logic 0 input voltage	V_{ILLPRX}	LP-RX (CLK, D0, D1, D2, D3)	0.0	-	550	mV
Logic 0 input voltage	$V_{ILLPRXULP}$	LP-RX (CLK ULP mode)	0.0	-	300	mV
Logic 1 output voltage	V_{OHLPTX}	LP-TX (D0)	1.1	-	1.3	V
Logic 0 output voltage	V_{OLLPTX}	LP-TX (D0)	-50	-	50	mV
Logic 1 input current	I_{IH}	LP-CD, LP-RX	-	-	10	uA
Logic 0 input current	I_{IL}	LP-CD, LP-RX	-10	-	-	uA

Notes:

1. $T_a = -30^{\circ}\text{C}$ to 70°C (to $+85^{\circ}\text{C}$ no damage)

2. DSI High Speed mode is off.

17.3.2. Spike/Glitch Rejection




Figure 101: Spike/Glitch Rejection

Notes:

1. A spike/glitch can be rejected when the Peak Interference Amplitude is 200mV (at maximum) and Interference Frequency is 450MHz (at the very least).
2. $n = 0, 1, 2$ and 3.

Table 37: Spike/Glitch Rejection

Spike/Glitch Rejection – DSI					
Signal	Symbol	Parameter	Min	Max	Unit
CLKP/N, DnP/N	SGD	Input pulse rejection for DSI	-	300	Vps

17.3.3. DC Characteristics for DSI HS mode

Parameter	Symbol	Condition	Specification			Unit
Input Common Mode Voltage for Clock	V_{CMCLK}	CLKP/N Note 2, Note 3	70	-	330	mV
Input Common Mode Voltage for Data	V_{CMDATA}	DnP/N Note 2, Note 3, Note 5	70	-	330	mV
Common Mode Ripple for Clock Equal or Less than 450MHz	$V_{CMRCLKL450}$	CLKP/N Note 4	-50	-	50	mV
Common Mode Ripple for Data Equal or Less than 450MHz	$V_{CMRDATAL450}$	DnP/N Note 4, Note 5	-50	-	50	mV
Common Mode Ripple for Clock More than 450MHz (peak sine wave)	$V_{CMRCLKM450}$	CLKP/N	-	-	100	mV
Common Mode Ripple for Data More than 450MHz (peak sine wave)	$V_{CMRDATAM450}$	DnP/N Note 5	-	-	100	mV
Differential Input Low Level Threshold Voltage for Clock	$V_{THLCLK-}$	CLKP/N	-70	-	-	mV
Differential Input Low Level Threshold Voltage for Data	$V_{THLDATA-}$	DnP/N Note 5	-70	-	-	mV
Differential Input High Level Threshold Voltage for Clock	$V_{THHCLK+}$	CLKP/N	-	-	70	mV
Differential Input High Level Threshold Voltage for Data	$V_{THHDATA+}$	DnP/N Note 5	-	-	70	mV
Single-ended Input Low Voltage	V_{ILHS}	CLKP/N, DnP/N Note 3, Note 5	-40	-	-	mV
Single-ended Input High Voltage	V_{IHHS}	CLKP/N, DnP/N Note 3, Note 5	-	-	460	mV
Differential Termination Resistor	R_{TERM}	CLKP/N, DnP/N Note 5	80	100	125	Ω
Single-ended Threshold Voltage for Termination Enable	$V_{TERM-EN}$	CLKP/N, DnP/N Note 5	-	-	450	mV
Termination Capacitor	C_{TERM}	CLKP/N, DnP/N Note 5, Note 6	-	-	60	pF

Notes:

1. $T_a = -30^{\circ}\text{C}$ to 70°C (to $+85^{\circ}\text{C}$ no damage), $V_{CI} = 2.5\text{V}$ to 6.6V , $V_{DDI} = 1.65\text{V}$ to 3.6V
2. Includes 50mV (-50mV to 50mV) ground difference
3. Without $V_{CMRCLKM450}/V_{CMRDATAM450}$
4. Without 50mV (-50mV to 50mV) ground difference
5. $n = 0$ and 1
6. For higher bit rates, a 14pF capacitor will be needed to meet the common-mode return loss specification.

The DSI receiver (HS mode) understands that there is logical 1 (= HS-1) when a differential voltage is more than V_{THH} (CLKP/DnP). The DSI receiver (HS mode) understands that there is logical 0 (= HS-0) when a differential voltage is more than V_{THL} (CLKN/DnN). There is undefined state if the differential voltage is less than V_{THH} (CLKP/DnP) and less than V_{THL} (CLKN/DnN). A reference figure is below.





Figure 102: Differential Inputs Logical 0 and 1, Threshold High/Low, Differential Voltage Range



Note: $n = 0, 1, 2$ and 3

Figure 103: Common Mode Voltage on Clock and Data Channels

The termination resistor (R_{TERM}) of the differential DSI receiver can be driven to two different states by the receiver:

- ❖ Low Power (LP) mode when the termination resistor is not connected between differential inputs (CLKP <=> CLKN or D0P <=> D0N or D1P <=> D1N or D2P <=> D2N or D3P <=> D3N)
- ❖ High Speed (HS) mode when the termination resistor is connected between differential inputs (CLKP <=> CLKN or D0P <=> D0N or D1P <=> D1N or D2P <=> D2N or D3P <=> D3N)

The termination switch (HS/LP), when the termination resistor is not connected, is illustrated below.




Figure 104: Differential Pair Termination Resistor on the Receiver Side

17.4. AC Characteristics

17.4.1. DSI Timing Characteristics

17.4.2. High Speed Mode – Clock Channel Timing




Figure 105: DSI Clock Channel Timing

Table 38: DSI Clock Channel Timing

Signal	Symbol	Parameter	Min	Max	Unit
CLKP/N	$2xUI_{INST}$	Double UI instantaneous	Note 2	25	ns
CLKP/N	UI_{INSTA}, UI_{INSTB} (Note 1)	UI instantaneous Half	Note 2	12.5	ns

Notes:

1. $UI = UI_{INSTA} = UI_{INSTB}$
2. Define the minimum value, see Table 39.

Table 39: Limited Clock Channel Speed

Data type	Two Lanes speed	Three Lanes speed	Four Lanes speed
Data Type = 00 1110 (0Eh), RGB 565, 16 UI per Pixel	566 Mbps	466 Mbps	366 Mbps
Data Type = 01 1110 (1Eh), RGB 666, 18 UI per Pixel	637 Mbps	525 Mbps	412 Mbps
Data Type = 10 1110 (2Eh), RGB 666 Loosely, 24 UI per Pixel	850 Mbps	750 Mbps	650 Mbps
Data Type = 11 1110 (3Eh), RGB 888, 24 UI per Pixel	850 Mbps	750 Mbps	650 Mbps

17.4.3. High Speed Mode – Data Clock Channel Timing




Figure 106: DSI Data to Clock Channel Timings

Table 40: DSI Data to Clock Channel Timings

Signal	Symbol	Parameter	Min	Max
DnP/N , n=0 and 1	t_{DS}	Data to Clock Setup time	0.15xUI	-
	t_{DH}	Clock to Data Hold Time	0.15xUI	-

17.4.4. High Speed Mode – Rising and Falling Timings




Figure 107: Rising and Falling Timings on Clock and Data Channels

Table 41: Rise and Fall Timings on Clock and Data Channels

Parameter	Symbol	Condition	Specification		
			Min	Typ	Max
Differential Rise Time for Clock	t_{DRTCLK}	CLKP/N	150 ps	-	0.3UI (Note)
Differential Rise Time for Data	$t_{DRTDATA}$	DnP/N n=0 and 1	150 ps	-	0.3UI (Note)
Differential Fall Time for Clock	t_{DFTCLK}	CLKP/N	150 ps	-	0.3UI (Note)
Differential Fall Time for Data	$t_{DFTDATA}$	DnP/N n=0 and 1	150 ps	-	0.3UI (Note)

Note: The display module has to meet timing requirements, which are defined for the transmitter (MCU) on MIPI D-Phy standard.

17.4.5. Low Speed Mode – Bus Turn Around

Lower Power Mode and its State Periods on the Bus Turnaround (BTA) from the MCU to the Display Module (ILI9881C-04) are illustrated for reference purposes below.




Figure 108: BTA from the MCU to the Display Module

Lower Power Mode and its State Periods on the Bus Turnaround (BTA) from the Display Module (ILI9881C-04) to the MCU are illustrated for reference purposes below.




Figure 109: BTA from the Display Module to the MCU

Table 42: Low Power State Period Timings – A

Signal	Symbol	Description	Min	Max	Unit
D0P/N	T_{LPXM}	Length of LP-00, LP-01, LP-10 or LP-11 periods MCU → Display Module (ILI9881C-04)	50	75	ns
D0P/N	T_{LPXD}	Length of LP-00, LP-01, LP-10 or LP-11 periods Display Module (ILI9881C-04) → MCU	50	75	ns
D0P/N	$T_{TA-SURED}$	Time-out before the Display Module (ILI9881C-04) starts driving	T_{LPXD}	$2 \times T_{LPXD}$	ns

Table 43: Low Power State Period Timings – B

Signal	Symbol	Description	Time	Unit
D0P/N	$T_{TA-GETD}$	Time to drive LP-00 by Display Module (ILI9881C-04)	$5 \times T_{LPXD}$	ns
D0P/N	T_{TA-GOD}	Time to drive LP-00 after turnaround request - MCU	$4 \times T_{LPXD}$	ns

17.4.6. Data Lanes from Low Power Mode to High Speed Mode




Figure 110: Data Lanes - Low Power Mode to High Speed Mode Timings

Table 44: Data Lanes - Low Power Mode to High Speed Mode Timings

Signal	Symbol	Description	Min	Max	Unit
DnP/N, n = 0 and 1	T_{LPX}	Length of any Low Power State Period	50	-	ns
DnP/N, n = 0 and 1	$T_{HS-PREPARE}$	Time to drive LP-00 to prepare for HS Transmission	$40+4 \times UI$	$85+6 \times UI$	ns
DnP/N, n = 0 and 1	$T_{HS-TERM-EN}$	Time to enable Data Lane Receiver line termination measured from when Dn crosses V_{ILMAX}	-	$35+4 \times UI$	ns

17.4.7. Data Lanes from High Speed Mode to Low Power Mode




Figure 111: Data Lanes - High Speed Mode to Low Power Mode Timings

Table 45: Data Lanes - High Speed Mode to Low Power Mode Timings

Signal	Symbol	Description	Min	Max	Unit
DnP/N, n = 0 and 1	$T_{HS-SKIP}$	Time-Out at Display Module (ILI9881C-04) to ignore transition period of EoT	40	$55+4 \times UI$	ns
DnP/N, n = 0 and 1	$T_{HS-EXIT}$	Time to driver LP-11 after HS burst	100	-	ns

17.4.8. DSI Clock Burst – High Speed Mode to/from Low Power Mode





Figure 112: Clock Lanes - High Speed Mode to/from Low Power Mode Timings

Table 46: Clock Lanes - High Speed Mode to/from Low Power Mode Timings

Signal	Symbol	Description	Min	Max	Unit
CLKP/N	$T_{CLK-POST}$	Time that the MCU shall continue sending HS clock after the last associated Data Lanes has transitioned to LP mode	$60+52 \times UI$	-	ns
CLKP/N	$T_{CLK-TRAIL}$	Time to drive HS differential state after last payload clock bit of a HS transmission burst	60	-	ns
CLKP/N	$T_{HS-EXIT}$	Time to drive LP-11 after HS burst	100	-	ns
CLKP/N	$T_{CLK-PREPARE}$	Time to drive LP-00 to prepare for HS transmission	38	95	ns
CLKP/N	$T_{CLK-TERM-EN}$	Time-out at Clock Lane to enable HS termination	-	38	ns
CLKP/N	$T_{CLK-PREPARE} + T_{CLK-ZERO}$	Minimum lead HS-0 drive period before starting Clock	300	-	ns
CLKP/N	$T_{CLK-PRE}$	Time that the HS clock shall be driven prior to any associated Data Lane beginning the transition from LP to HS mode	$8 \times UI$	-	ns

17.4.9. Timing for DSI video mode



Parameters	Symbols	Min.	Typ.	Max.	Units
Vertical sync. active	VSA	2 (Note 6)	-	-	Line
Vertical Back Porch	VBP	14 (Note 6)	-	-	Line
Vertical Front Porch	VFP	8 (Note 6)	-	-	Line
Active lines per frame	VACT	-	1280	-	Line
Horizontal sync. active	HSA	2	-	-	Pixel
Horizontal Porch period	HSA + HBP + HFP	1.6	-	-	us
Active pixels per line	HACT	-	720	-	Pixel
Bit rate	BR _{bps}	385		Note 5	Mbps/lane

1 UI=1/Bit rate

$$HSA(\text{pixel}) = (tHSA \times \text{lane number}) / (UI \times \text{pixel format})$$

$$HBP(\text{pixel}) = (tHBP \times \text{lane number}) / (UI \times \text{pixel format})$$

$$HFP(\text{pixel}) = (tHFP \times \text{lane number}) / (UI \times \text{pixel format})$$

$$\text{Frame Rate} = \frac{BR_{bps} \times \text{Lane}_{num}}{(VACT + VSA + VBP + VFP) \times (HACT + HSA + HBP + HFP) \times \text{Pixel Format}}$$

Example : BR_{bps} = 457Mbps/lane, 1UI=2.1883ns, Frame rate=60Hz, VACT=1280, VSA=2, VBP=30, VFP=20, HACT=720, HSA=33, HBP=100, HFP=100, Lane_{num}=4(lane), Pixel Format=24(bit).

Note:

1. Lane_{num}: Data lane of MIPI-DSI.
2. Pixel Format: Please reference to "4.1DSI System Interface".
3. The formula exists slightly error because of the host-transmission way.
4. The best frame rate setting : 2 data lanes : 50~60 Hz / 3 data lanes : 50~70 Hz / 4 data lanes : 50~70 Hz.
5. Please reference to "Table 39: Limited Clock Channel Speed".
6. The minimum values of this table mean the limitation of IC without considering the panel GIP. The actual values of VSA, VBP and VFP will be changed by different panel GIP setting.

17.4.10. Reset Timing




Figure 113: Reset Timing

Table 47: Reset Timing

Signal	Symbol	Parameter	Min	Max	Unit
RESX	tRW	Reset pulse duration	10		uS
	tRT	Reset cancel		5 (note 1,5) 120 (note 1,6,7)	mS

Notes:

1. The reset cancel also includes required time for loading ID bytes, VCOM setting and other settings from EEPROM to registers. This loading is done every time when there is H/W reset cancel time (tRT) within 5 ms after a rising edge of RESX.
2. Spike due to an electrostatic discharge on RESX line does not cause irregular system reset according to the Table 48.

Table 48: Reset Descript

RESX Pulse	Action
Shorter than 5us	Reset Rejected
Longer than 10us	Reset
Between 5us and 10us	Reset starts

3. During the Resetting period, the display will be blanked (The display enters the blanking sequence, which maximum time is 120 ms, when Reset Starts in the Sleep Out mode. The display remains the blank state in the Sleep In mode.) and then return to Default condition for Hardware Reset.
4. Spike Rejection can also be applied during a valid reset pulse, as shown below:




Figure 114: Positive Noise Pulse during Reset Low

5. When Reset applied during Sleep In Mode.
6. When Reset applied during Sleep Out Mode.
7. It is necessary to wait 5msec after releasing RESX before sending commands. Also Sleep Out command cannot be sent for 120msec.

18. Panel Application

18.1. Input Power Type

ILI9881C-04 supports 3 kinds of input power type as shown below.

Table 49: Different Input Power Type

Setting	Input Power Type
Power Mode 2A BOOSTM[2:0] = 1h DI_PWR_REG = 0h	
Power Mode 3 BOOSTM[2:0] = 2h DI_PWR_REG = don't care	
Power Mode 4 BOOSTM[2:0] = 1h DI_PWR_REG = 1h	

18.2. Power Mode 2A (BOOSTM[2:0] = 1h, DI_PWR_REG = 0h)

18.2.1. Power Structure




Figure 115: Power Structure of Power Mode 2A

Notes:

1. Please refer to "5.7.11 Power Control 3 (6Fh)".
2. The VREG1OUT, VREG2OUT, VCOM, VGH, VGL and VCL output voltage levels are lower than their theoretical levels (Ideal voltage levels) due to the current consumption at respective outputs.

18.2.3. External Component

Table 50: External Component table of Power Mode 2A

N0.	Pad Name	Typical Value	Note	Reference Command (page)
1	VDDI	1.0uF / 6.3V	I/O and Digital Power	
2	VSP	2.2~4.7uF / 10V	Analog Power	
3	VSN	4.7uF / 10V	Analog Power	
4	VCORE	2.2uF / 6.3V		
5	VCL	1.0uF / 6.3V		
6	VREG1OUT	1.0uF / 10V	Optional	Register Page 4_R7Ah (page.243)
7	VREG2OUT	1.0uF / 10V	Optional	Register Page 4_R7Ah (page.243)
8	VCOM	2.2uF / 6.3V		
9	VGH	1.0uF / 25V		
10	VGL	1.0uF / 25V		
11	C21P/C21N	1.0uF / 16V		
12	C22P/C22N	1.0uF / 25V	Optional	Register Page 4_R6Fh (page.242)
13	C23P/C23N	1.0uF / 16V		
14	C24P/C24N	1.0uF / 25V	Optional	Register Page 4_R6Fh (page.242)

18.3. Power Mode 3 (BOOSTM[2:0] = 2h, DI_PWR_REG = don't care)

18.3.1. Power Structure




Figure 117: Power Structure of Power Mode 3

Notes:

1. Please refer to "5.7.11 Power Control 3 (6Fh)".
2. The VSP, VSN, VREG1OUT, VREG2OUT, VCOM, VGH, VGL and VCL output voltage levels are lower than their theoretical levels (Ideal voltage levels) due to the current consumption at respective outputs.

18.3.3. External Component

Table 51: External Component table of Power Mode 3

N0.	Pad Name	Typical Value	Note	Reference Command (page)
1	VCI	1.0uF / 6.3V	Analog Power	
2	VDDI	1.0uF / 6.3V	I/O and Digital Power	
3	VSP	2.2~4.7uF / 10V		
4	VSN	2.2~4.7uF / 10V		
5	VCORE	2.2uF / 6.3V		
6	VCL	1.0uF / 6.3V		
7	VREG1OUT	1.0uF / 10V	Optional	Register Page 4_R7Ah (page.243)
8	VREG2OUT	1.0uF / 10V	Optional	Register Page 4_R7Ah (page.243)
9	VCOM	2.2uF / 6.3V		
10	VGH	1.0uF / 25V		
11	VGL	1.0uF / 25V		
12	C21P/C21N	1.0uF / 16V		
13	C22P/C22N	1.0uF / 25V	Optional	Register Page 4_R6Fh (page.242)
14	C23P/C23N	1.0uF / 16V		
15	C24P/C24N	1.0uF / 25V	Optional	Register Page 4_R6Fh (page.242)
16	Q1		ILI4003	
17	C1P/C1N	2.2uF / 6.3V		
18	C2P/C2N	2.2uF / 6.3V		
19	C3P/C3N	2.2uF / 6.3V		

18.4. Power Mode 4 (BOOSTM[2:0] = 1h, DI_PWR_REG = 1h)

18.4.1. Power Structure




Figure 119: Power Structure of Power Mode 4

Notes:

1. Please refer to "5.7.11 Power Control 3 (6Fh)".
2. The VREG1OUT, VREG2OUT, VCOM, VGH, VGL and VCL output voltage levels are lower than their theoretical levels (Ideal voltage levels) due to the current consumption at respective outputs.

18.4.2. Reference Circuit




Figure 120: Reference Circuit of Power Mode 4

The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.

18.4.3. External Component

Table 52: External Component table of Power Mode 4

N0.	Pad Name	Typical Value	Note	Reference Command (page)
1	VDDI	1.0uF / 6.3V	I/O and Digital Power	
2	VCI	1.0uF / 6.3V	Analog Power	
3	VSP	2.2~4.7uF / 10V	Analog Power	
4	VSN	4.7uF / 10V	Analog Power	
5	VCORE	2.2uF / 6.3V		
6	VCL	1.0uF / 6.3V		
7	VREG1OUT	1.0uF / 10V	Optional	Register Page 4_R7Ah (page.243)
8	VREG2OUT	1.0uF / 10V	Optional	Register Page 4_R7Ah (page.243)
9	VCOM	2.2uF / 6.3V		
10	VGH	1.0uF / 25V		
11	VGL	1.0uF / 25V		
12	C21P/C21N	1.0uF / 16V		
13	C22P/C22N	1.0uF / 25V	Optional	Register Page 4_R6Fh (page.242)
14	C23P/C23N	1.0uF / 16V		
15	C24P/C24N	1.0uF / 25V	Optional	Register Page 4_R6Fh (page.242)

18.5. Maximum Layout Resistance

Table 53: Maximum Layout Resistance

Pad Name	Type	Maximum series resistance	Unit
VCI	Power Supply	5	Ω
VCIREF	Power Supply	10	Ω
VDDI	Power Supply	5	Ω
VCC1	Power Supply	5	Ω
VCC2	Power Supply	5	Ω
VDDAM	Power Supply	5	Ω
VSP	Power Supply	5	Ω
VSN	Power Supply	5	Ω
VSSA	Ground	5	Ω
VSSREF	Ground	10	Ω
LVDSVSS	Ground	50	Ω
VSS	Ground	5	Ω
MTP_PWR	Power Supply	5	Ω
VREG1OUT	Analog	20	Ω
VERG2OUT	Analog	20	Ω
VCL	Analog	5	Ω
VGH	Analog	10	Ω
VGL	Analog	10	Ω
EXTP	Output	10	Ω
EXTN	Output	10	Ω
LVDSVDD	Analog	5	Ω
VREF	Analog	20	Ω
VCORE	Analog	5	Ω
C21P, C21N, C22P, C22N C23P, C23N, C24P, C24N	Step-up Capacitor	5	Ω
IM[2:0], RS[1:0] LANSEL, BOOSTM[2:0]	Input	100	Ω
RESX	Input	100	Ω
TE, TE1, LEDPWM	Output	50	Ω
CLKP, CLKN D1P, D1N D2P, D2N D3P, D3N	Input	5	Ω
D0P, D0N	Input + Output	5	Ω
CSX, DCX, SCL, SDI	Input	100	Ω
SDO	Output	100	Ω
GOUT_L[22:1] GOUT_R[22:1]	Output	10	Ω
VCOM	Analog	5	Ω
VTESTOUTP	Analog	100	Ω
VTESTOUTN	Analog	100	Ω
TOUT[3:0]	Input + Output	100	Ω
TEST[5:0]	Input + Output	100	Ω
VS, HS	Input + Output	100	Ω
PCLK	Input	100	Ω
D[7:0]	Input + Output	50	Ω

19. Liquid Crystal Power Supply Specifications

Table 54: Liquid Crystal Power Supply Specifications

Item		Description
TFT Source Driver		2404 pins , 800(RGB)
TFT Gate Driver Control Signal		44 pins
TFT Display's Capacitor Structure		Cst structure only (Cs on Common)
Liquid Crystal Drive Output	S1 ~ 2400, SDUM[3:0]	V0 ~ V255 grayscales
	GOUT_L/R[22:1]	VGH – VGL
	VCOM	-4.0 ~ -0.2V; 0V
Input Power Voltage	VCI	2.50 ~ 6.6V
	VCIREF	2.50 ~ 6.6V
	VDDI	1.65 ~ 3.6V
	VCC1	1.65 ~ 6.6V
	VCC2	1.65 ~ 6.6V
	VDDAM	1.65 ~ 3.6V
	VSP	4.5 ~ 6.6V
	VSN	-6.6 ~ -4.5V
Liquid Crystal Drive Voltages	VGH	8.0V ~ 18.0V
	VGL	-18.0V ~ -7.0V
	VCL	-3.0V ~ -2.3V
	VGH – VGL	Max. 32.0V
Internal Step-up Circuits	VGH	2xVSP or 2.5xVSP or 3*VSP or 3.5*VSP or 4*VSP or 4.5*VSP or 5*VSP
	VGL	-1.5xVSP or -2xVSP or -2.5xVSP or -3xVSP or -3.5xVSP or -4xVSP or -4.5xVSP or -5xVSP

20. Revision History

Version No.	Date	Page	Description
V100	2020/02/26	All	New created