

# **LONTIUM SEMICONDUCTOR CORPORATION**

ClearEdge™ Technology

**LT6911C**

**HDMI1.4/DP++ to Dual-port MIPI DSI/CSI/LVDS  
with Audio**

**Datasheet**

# 1. Features

## ● HDMI1.4 Receiver

- Compliant with the HDMI 1.4 specification with TMDS data rates up to 3.4Gbps per channel
- Support HDCP 1.4
- Adaptive receiver equalization for PCB, cable and connector losses

## ● Dual-mode DisplayPort Receiver

- Compliant with DisplayPort Dual-mode spec 1.1(DP++)with 4K30Hz HDMI support
- Adaptive receiver equalization to compensate PCB and/or connector losses
- Integrated 50Ω termination resistors for AC coupled differential inputs
- Low Intra-pair and Inter-pair skews
- Support DisplayPort all 4 levels of output

## ● Single/Dual-Port MIPI® DSI/CSI Transmitter

- Compliant with DCS1.02, D-PHY1.2& DSI1.02 & CSI-2 1.0
- 1 Clock Lane, and 1~4 Configurable Data Lanes per port
- 1/2 configurable port
- 80Mbps~1.5Gbps per data lane
- Maximum 64pixels overlap for each half
- Both non-burst and burst video mode supported
- Support RGB666, Loosely RGB666, RGB888, RGB565, 16-bit YCbCr4:2:2,20-bit YCbCr4:2:2,24-bit YCbCr 4:2:2 Video Format
- Video stream copy mode for each port
- Side-by-side 3D support

## ● Single/Dual-Port LVDS Transmitter

- Compatible with VESA and JEIDA standard
- 1/2 Configurable Port
- 1 clock lane and 4 configurable data lanes per port
- Support Maximum Data Rate 1.2Gbps/lane

- Output Color Depth supports 6-bit and 8-bit
- Video stream copy mode for each port
- Side-by-side 3D support

## ● Miscellaneous

- 3.3V/1.2V Supply Power
- Internal CSC support conversions between YCbCr 4:4:4 and RGB, and between YCbCr 4:2:2 and YCbCr 4:4:4
- Support SPDIF and 2-channel IIS audio output
- Support 100KHz I2C slave
- Integrated Microprocessor
- Temperature Range: -40°C ~ +85°C
- ESD ±2kV HBM

# 2. General Description


The LT6911C is a high performance HDMI1.4/DP++ to MIPI®DSI/CSI/LVDS chip for VR/Smart phone/Display application.

For MIPI®DSI/CSI output, LT6911C features configurable single-port or dual-port MIPI®DSI/CSI with 1 high-speed clock lane and 1~4 high-speed data lanes operating at maximum 1.5Gbps/lane, which can support a total bandwidth of up to 12Gbps. LT6911C supports burst mode DSI video data transferring, also supports flexible video data mapping path. For LVDS output, LT6911C can be configured as single-port or dual-port.

For 2D video stream, the same video stream can be mapped to two separated panels, for 3D video format, left side data can be sent to one panel, and right side data can be sent to another panel.

# 3. Applications

- Mobile system
- Display
- VR






Figure 3.1 Application Diagrams

## 4. Ordering Information

Table 4.1 Ordering Information

Part Number	Operating Temperature Range	Package	Packing Method	MPQ
LT6911C	-40°C to+85°C	QFN64 (7.5*7.5)	Tray	2600pcs

## Table of Contents

<b>1. Features</b> .....	<b>2</b>
<b>2. General Description</b> .....	<b>2</b>
<b>3. Applications</b> .....	<b>2</b>
<b>4. Ordering Information</b> .....	<b>3</b>
<b>5. Revision History</b> .....	<b>5</b>
<b>6. Pinning Information</b> .....	<b>6</b>
6.1 Pin Configuration.....	6
6.2 Pin Description.....	7
<b>7. Function Description</b> .....	<b>10</b>
7.1 Function Block Diagram.....	10
<b>8. Specification</b> .....	<b>11</b>
8.1 Absolute Maximum Conditions.....	11
8.2 Normal Operating Conditions.....	11
8.3 DC Characteristics.....	11
8.4 AC Characteristics.....	12
8.5 Power Consumption.....	13
8.6 Power-up and Reset Sequence.....	14
<b>9. Package Information</b> .....	<b>15</b>
9.1 Package Dimensions.....	15
9.2 Packing Dimensions.....	17


## 5. Revision History

Version	Owner	Content	Date
R1.0	XF CH	Initial datasheet creation	03/09/2017
R1.1	Terry	Update pin and package information	05/22/2017
R1.2	Terry	Update pin and package information	06/22/2017
R1.3	Terry	Update about feature information	04/27/2018
R1.4	Terry	Update about feature information	05/29/2018
	N W	Update package information	11/14/2018
R1.5	PP J	Update Figure 6.1.1	07/18/2019
R1.6	Terry	Update about power consumption information	11/01/2019
R1.7	Terry	Update about power consumption information	07/07/2020
R1.8	Terry	Add the function of LT6211C and merge into one document	03/30/2021
R1.9	Terry	Add the DC/AC characteristics of LVDS	05/18/2021
R2.0	Terry	Add the DP++ feature information and update Figure 7.1.1	10/12/2022
R2.1	Terry	Update package dimensions	11/11/2022

## 6. Pinning Information

### 6.1 Pin Configuration

Figure 6.1.1 LT6911C (QFN64) Pin Assignment (Top View)



## 6.2 Pin Description

**Table 6.2.1 Pin Description**

Pin#	Pin Name	I/O Type	I/O Dir	Description
65	VSS	PG	N/A	Ground(EPAD)
14,25,32	VCC33_IO	PG	N/A	3.3V IO Power
62	VCC33_BG	PG	N/A	3.3V Power for BG
7	VCC33_RX	PG	N/A	3.3V Power for RX
45	VCC33_TX2	PG	N/A	3.3V Power for MIPI/LVDS TX Port2
33	VCC33_TX3	PG	N/A	3.3V Power for MIPI/LVDS TX Port3
47	VCC33_TXPLL	PG	N/A	3.3V Power for TXPLL
24,30,60	VDD	PG	N/A	1.2V Core Power
10	VCC12_PI	PG	N/A	1.2V Power for PI
13	VCC12_RXPLL	PG	N/A	1.2V Power for RXPLL
4	VCC12A_RX	PG	N/A	1.2V Power for RX Analog Part
1	VCC12D_RX	PG	N/A	1.2V Power for RX Digital Part
59	VCC12_TX0	PG	N/A	1.2V Power for MIPI/LVDS TX Port0
48	VCC12_TX1	PG	N/A	1.2V Power for MIPI/LVDS TX Port1
46	VCC12_TX2	PG	N/A	1.2V Power for MIPI/LVDS TX Port2
34	VCC12_TX3	PG	N/A	1.2V Power for MIPI/LVDS TX Port3
11	D2N	Analog	I	<b>RX Data Channel Lane-2 Negative Input</b> Maximum data rate is 3.4Gbps.
12	D2P	Analog	I	<b>RX Data Channel Lane-2 Positive Input</b> Maximum data rate is 3.4Gbps.
8	D1N	Analog	I	<b>RX Data Channel Lane-1 Negative Input</b> Maximum data rate is 3.4Gbps.
9	D1P	Analog	I	<b>RX Data Channel Lane-1 Positive Input</b> Maximum data rate is 3.4Gbps.
5	D0N	Analog	I	<b>RX Data Channel Lane-0 Negative Input</b> Maximum data rate is 3.4Gbps.
6	D0P	Analog	I	<b>RX Data Channel Lane-0 Positive Input</b> Maximum data rate is 3.4Gbps.
2	CKN	Analog	I	<b>RX Clock Channel Negative Input</b> Maximum clock rate is 340MHz.
3	CKP	Analog	I	<b>RX Clock Channel Positive Input</b> Maximum clock rate is 340MHz.
17	NC	N/A	N/A	<b>Reserved pin (left floating)</b>
18	NC	N/A	N/A	<b>Reserved pin (left floating)</b>
64	XTALI	LVTTTL	I	<b>XTAI for Debug(27MHz, 100ppm)</b>
63	XTALO	LVTTTL	O	<b>XTAO for Debug</b>
57	M3_L0_P1	Analog	O	<b>MIPI TX Port1/Lane3 Channel Positive Output</b> Maximum data rate is 1.5Gbps. <b>LVDS TX Port1/Lane0 Channel Positive Output</b> Maximum data rate is 1.2Gbps.
58	M3_L0_N1	Analog	O	<b>MIPI TX Port1/Lane3 Channel Negative Output</b> Maximum data rate is 1.5Gbps. <b>LVDS TX Port1/Lane0 Channel Negative Output</b> Maximum data rate is 1.2Gbps.
55	M2_L1_P1	Analog	O	<b>MIPI TX Port1/Lane2 Channel Positive Output</b>

Pin#	Pin Name	I/O Type	I/O Dir	Description
				Maximum data rate is 1.5Gbps. <b>LVDS TX Port1/Lane1 Channel Positive Output</b> Maximum data rate is 1.2Gbps.
56	M2_L1_N1	Analog	O	<b>MIPI TX Port1/Lane2 Channel Negative Output</b> Maximum data rate is 1.5Gbps. <b>LVDS TX Port1/Lane1 Channel Negative Output</b> Maximum data rate is 1.2Gbps.
53	MCK_L2_P1	Analog	O	<b>MIPI TX Port1/Clock Channel Positive Output</b> Maximum Frequency is 750MHz. <b>LVDS TX Port1/Lane2 Channel Positive Output</b> Maximum data rate is 1.2Gbps.
54	MCK_L2_N1	Analog	O	<b>MIPI TX Port1/Clock Channel Negative Output</b> Maximum Frequency is 750MHz. <b>LVDS TX Port1/Lane2 Channel Negative Output</b> Maximum data rate is 1.2Gbps.
51	M1_LCK_P1	Analog	O	<b>MIPI TX Port1/Lane1 Channel Positive Output</b> Maximum data rate is 1.5Gbps. <b>LVDS TX Port1/Clock Channel Positive Output</b> Maximum Frequency is 171MHz.
52	M1_LCK_N1	Analog	O	<b>MIPI TX Port1/Lane1 Channel Negative Output</b> Maximum data rate is 1.5Gbps. <b>LVDS TX Port1/Clock Channel Negative Output</b> Maximum Frequency is 171MHz.
49	M0_L3_P1	Analog	O	<b>MIPI TX Port1/Lane0 Channel Positive Output</b> Maximum data rate is 1.5Gbps. <b>LVDS TX Port1/Lane3 Channel Positive Output</b> Maximum data rate is 1.2Gbps.
50	M0_L3_N1	Analog	O	<b>MIPI TX Port1/Lane0 Channel Negative Output</b> Maximum data rate is 1.5Gbps. <b>LVDS TX Port1/Lane3 Channel Negative Output</b> Maximum data rate is 1.2Gbps.
43	M3_L0_P3	Analog	O	<b>MIPI TX Port3/Lane3 Channel Positive Output</b> Maximum data rate is 1.5Gbps. <b>LVDS TX Port3/Lane0 Channel Positive Output</b> Maximum data rate is 1.2Gbps.
44	M3_L0_N3	Analog	O	<b>MIPI TX Port3/Lane3 Channel Negative Output</b> Maximum data rate is 1.5Gbps. <b>LVDS TX Port3/Lane0 Channel Negative Output</b> Maximum data rate is 1.2Gbps.
41	M2_L1_P3	Analog	O	<b>MIPI TX Port3/Lane2 Channel Positive Output</b> Maximum data rate is 1.5Gbps. <b>LVDS TX Port3/Lane1 Channel Positive Output</b> Maximum data rate is 1.2Gbps.
42	M2_L1_N3	Analog	O	<b>MIPI TX Port3/Lane2 Channel Negative Output</b> Maximum data rate is 1.5Gbps. <b>LVDS TX Port3/Lane1 Channel Negative Output</b> Maximum data rate is 1.2Gbps.
39	MCK_L2_P3	Analog	O	<b>MIPI TX Port3/Clock Channel Positive Output</b> Maximum Frequency is 750MHz. <b>LVDS TX Port3/Lane2 Channel Positive Output</b> Maximum data rate is 1.2Gbps.
40	MCK_L2_N3	Analog	O	<b>MIPI TX Port3/Clock Channel Negative Output</b> Maximum Frequency is 750MHz. <b>LVDS TX Port3/Lane2 Channel Negative Output</b> Maximum data rate is 1.2Gbps.



37	M1_LCK_P3	Analog	O	<b>MIPI TX Port3/Lane1 Channel Positive Output</b> Maximum data rate is 1.5Gbps. <b>LVDS TX Port3/Clock Channel Positive Output</b> Maximum Frequency is 171MHz.
----	-----------	--------	---	---

Pin#	Pin Name	I/O Type	I/O Dir	Description
38	M1_LCK_N3	Analog	O	<b>MIPI TX Port3/Lane1 Channel Negative Output</b> Maximum data rate is 1.5Gbps. <b>LVDS TX Port3/Clock Channel Negative Output</b> Maximum Frequency is 171MHz.
35	M0_L3_P3	Analog	O	<b>MIPI TX Port3/Lane0 Channel Positive Output</b> Maximum data rate is 1.5Gbps. <b>LVDS TX Port3/Lane3 Channel Positive Output</b> Maximum data rate is 1.2Gbps.
36	M0_L3_N3	Analog	O	<b>MIPI TX Port3/Lane0 Channel Negative Output</b> Maximum data rate is 1.5Gbps. <b>LVDS TX Port3/Lane3 Channel Negative Output</b> Maximum data rate is 1.2Gbps.
15	DSDA	LVTTTL, OD	I/O	<b>Slave I2C SDA Signal For EDID</b>
16	DSCL	LVTTTL	I	<b>Slave I2C SCL Signal For EDID</b>
23	RX_HPD	OD	O	<b>HPD Signal of RX</b>
28	IIS_SCLK	LVTTTL	I/O	<b>SCLK of IIS(GPI)</b>
31	IIS_D0/SPDIF	LVTTTL	I/O	<b>D0/SPDIF of IIS(GPI)</b>
26	GPIO5	LVTTTL	I/O	<b>GPIO</b>
27	IIS_WS	LVTTTL	I/O	<b>WS of IIS(GPI)</b>
20	RST_N	LVTTTL	I	<b>External Reset Signal (active low)</b>
29	IIS_MCLK	LVTTTL	I/O	<b>MCLK of IIS(GPI)</b>
19	SLEEP_33	LVTTTL	I	<b>External Sleep Mode Control Signal</b>
22	CSDA	LVTTTL, OD	I/O	<b>Slave I2C SDA Signal For Program Register</b>
21	CSCL	LVTTTL	I	<b>Slave I2C SCL Signal For Program Register</b>
61	REXT	Analog	O	<b>External 7.68Kohm Resistor For BG</b>

# 7. Function Description

## 7.1 Function Block Diagram




Figure 7.1.1 Function Block Diagram

## 8. Specification

### 8.1 Absolute Maximum Conditions

Table 8.1.1 Absolute Maximum Conditions

Symbol	Description	Min	Typ	Max	Unit
VCC33_IO, VCC33_TX2,VCC33_TX3,VC C33_BG, VCC33_TXPLL VCC33_RX	3.3V Power Supply Voltage	-0.3		4	V
VDD,VCC12_TX0,VCC12_TX 1, VCC12_TX2,VCC12_TX3, VCC12A_RX,VCC12D_RX,VC C12_PI,VCC12_RXPLL	1.2V Power Supply Voltage	-0.3		1.7	V
$V_I/V_O$	LVTTTL Input/Ouput Voltage Range	-0.3		VCC33+ 0.3	V
$V_{I(5V)}/V_{O(5V)}$	5V Tolerant Input/Ouput Voltage Range	-0.3		6	V
$T_s$	Storage Temperature	-65		150	°C
ESD	HBM Electrostatic Discharge Level	±2000			V
	CDM Electrostatic Discharge Level	±500			V

**Note:** Permanent device damage may occur if absolute maximum conditions are exceeded.

### 8.2 Normal Operating Conditions

Table 8.2.1 Normal Operating Conditions

Symbol	Description	Min	Typ	Max	Unit
VCC33_IO, VCC33_TX2,VCC33_TX3,VC C33_BG, VCC33_TXPLL, VCC33_RX	3.3V Power Supply Voltage	3.0	3.3	3.6	V
VDD,VCC12_TX0,VCC12_TX 1, VCC12_TX2,VCC12_TX3, VCC12A_RX,VCC12D_RX,VC C12_PI,VCC12_RXPLL	1.2V Power Supply Voltage	1.08		1.32	V
VCC <sub>N</sub>	Power Supply Voltage Noise			50	mV
$T_A$	Operating Free-air Temperature	-40	27	85	°C
$\theta_{JC}$	Junction to Case Thermal Resistance		8.8		°C/W

### 8.3 DC Characteristics

Table 8.3.1 DC Characteristics

TMDS RX DC Specifications					
Symbol	Parameter	Min	Typ	Max	Unit
$V_{IDIFF}$	Differential input voltage level	150		1200	mV

**We produce mixed-signal products for a better digital world!**

$V_{ICM}$	Input common mode voltage	VCC33 _RX- 700		VCC33 _RX- 37.5	mV
$R_{TERM}$	Single-ended termination resistance	45	50	55	$\Omega$
MIPI HS Line TX DC Specifications					
Symbol	Parameter	Min	Typ	Max	Unit
$V_{CM}$	HS transmit static common mode voltage	150	200	250	mV
$V_{OD}$	HS transmit differential voltage	140	200	270	mV
$V_{OHHS}$	HS transmit output high voltage			360	mV
$Z_{OS}$	Single ended output impedance	40	50	62.5	$\Omega$
MIPI LP Line TX DC Specifications					
Symbol	Parameter	Min	Typ	Max	Unit
$V_{OL}$	Output low-level SE voltage	-50	0	50	mV
$V_{OH}$	Output high-level SE voltage	1.1	1.2	1.3	V
$Z_{OLP}$	Single-ended output impedance	110			$\Omega$
LVDS Transmitter DC Specifications					
Symbol	Parameter	Min	Typ	Max	Unit
$V_{oh}$	Output voltage high			1475	mV
$V_{ol}$	Output voltage low	925			mV
$V_{od}$	Output differential voltage	250		400	mV
$V_{os}$	Output offset voltage	1125		1275	mV

## 8.4 AC Characteristics

Table 8.4.1 AC Characteristics

TMDS RX AC Specifications					
Symbol	Parameter	Min	Typ	Max	Unit
$V_S$	Minimum differential sensitivity(peak to peak) after the reference cable equalizer	150			mV
$T_{INTRA\_SKEW}$	Intra-pair skew at sink connector			$0.15T_{bit} + 112$	ps
$T_{INTER\_SKEW}$	Inter-pair skew at sink connector			$0.2T_{channel} + 178$	ns
$T_{JITTER}$	TMDS clock jitter			$0.3T_{bit}$	ps
MIPI HS Line TX AC Specifications					
Symbol	Parameter	Min	Typ	Max	Unit
$\Delta V_{CMTX(HF)}$	Common mode Voltage variation above 450MHz			15	mV <sub>RMS</sub>
$\Delta V_{CMTX(LF)}$	Common mode Voltage variation between 50-450MHz			25	mV <sub>PEAK</sub>
$t_R$ and $t_F$ (rise/fall time, 20%-80%)	Data rate <1Gbps	150		0.3UI	ps
	Data rate 1Gbps~1.5Gbps	100		0.35UI	ps

MIPI LP Line TX AC Specifications					
Symbol	Parameter	Min	Typ	Max	Unit
$T_{RLP}/T_{FLP}$	Single ended output rise/fall time, 15% to 85%, $C_L < 70\text{pF}$			25	ns
$T_{REOT}$	Single ended output rise/fall time, 30% to 85%, $C_L < 70\text{pF}$			35	ns
$T_{LP-PULSE-TX}$	Pulse width of the LP exclusive-OR clock	20			ns
$T_{LP-PER-TX}$	Period of the LP exclusive-OR clock	90			ns
$\delta V/\delta t_{SR}$	Slew rate @ $C_{LOAD} = 0$			500	mV/ns
	Slew rate @ $C_{LOAD} = 5\text{pF}$			350	mV/ns
	Slew rate @ $C_{LOAD} = 20\text{pF}$			250	mV/ns
	Slew rate @ $C_{LOAD} = 70\text{pF}$			150	mV/ns
	Slew rate @ $C_{LOAD} = 0$ to 70pF (falling edge only)	30			mV/ns
	Slew rate @ $C_{LOAD} = 0$ to 70pF (rising edge only)	30			mV/ns
	Slew rate @ $C_{LOAD} = 0$ to 70pF (rising edge only)		30– 0.075*( $V_{O,INST}-700$ )		
LVDS Transmitter AC Specifications					
Symbol	Parameter	Min	Typ	Max	Unit
D-Clock	Clock duty cycle	45		55	%
$T_{intra\_skew}$	Intra-pair skew			50	ps
$T_{inter\_skew}$	Inter-pair skew			100	ps
Trise	Vod rise time, 20% to 80%	300		500	ps
Tfall	Vod fall time, 20% to 80%	300		500	ps

## 8.5 Power Consumption


Table 8.5.1 Power Consumption (MIPI Output, Typical)

Condition	Supply Current(3.3V)	Supply Current(1.2V)	Unit
4Kx2K@30Hz	94	460	mA
1080p@60Hz'	56	306	mA
720p@60Hz'	54	223	mA
480p@60Hz'	49	170	mA

Table 8.5.2 Power Consumption (LVDS Output, Typical)

Condition	Supply Current(3.3V)	Supply Current(1.2V)	Unit
4Kx2K@30Hz	149	414	mA
1080p@60Hz'	108	273	mA
720p@60Hz'	81	206	mA

## 8.6 Power-up and Reset Sequence



Note: In order to avoid the I2C error (3), you can select the second reset sequence(2).

Figure 8.6.1 Power-up and Reset Sequence

## 9. Package Information

The LT6911C is packaged in a 64-lead QFN package with ePad.

The ePad needs to be soldered to the PCB. The information in the following paragraphs is provided for applications which solder the ePad to the PCB.

The ePad must not be electrically connected to any other voltage level except ground (GND). A clearance of at least 0.25mm should be designed on the PCB between the edge of the ePad and the inner edges of the lead pads to avoid any electrical shorts.

### 9.1 Package Dimensions

Figure 9.1.1 is the package dimensions for the date code beginning with GT.

Figure 9.1.2 is the package dimensions for the date code beginning with JC.






Figure 9.1.1 Package Dimensions (GT)






**Figure 9.1.2 Package Dimensions (JC)**

## 9.2 Packing Dimensions








Figure 9.2.1 Packing Dimensions

---

**Copyright © 2017-2022 Lontium Semiconductor Corporation, All rights reserved.**

**Lontium Semiconductor Proprietary & Confidential**

This document and the information it contains belong to Lontium Semiconductor. Any review, use, dissemination, distribution or copying of this document or its information outside the scope of a signed agreement with Lontium is strictly prohibited.

LONTIUM DISCLAIMS ALL WARRANTIES, EXPRESSED OR IMPLIED, INCLUDING THOSE OF NONINFRINGEMENT, MERCHANTABILITY, TITLE AND FITNESS FOR A PARTICULAR PURPOSE. CUSTOMERS EXPRESSLY ASSUME THEIR OWN RISK IN RELYING ON THIS DOCUMENT.

LONTIUM PRODUCTS ARE NOT DESIGNED OR INTENDED FOR USE IN LIFE SUPPORT APPLIANCES, DEVICES OR SYSTEMS WHERE A MALFUNCTION OF A LONTIUM DEVICE COULD RESULT IN A PERSONAL INJURY OR LOSS OF LIFE.

Lontium assumes no responsibility for any errors in this document, and makes no commitment to update the information contained herein. Lontium reserves the right to change or discontinue this document and the products it describes at any time, without notice. Other than as set forth in a separate, signed, written agreement, Lontium grants the user of this document no right, title or interest in the document, the information it contains or the intellectual property in embodies.

**Trademarks**

Lontium™ 龙迅™ and ClearEdge™ is a registered trademark of Lontium Semiconductor. All other brand names, product names, trademarks, and registered trademarks contained herein are the property of their respective owners.

**Visit our corporate web page at: [www.lontiumsemi.com](http://www.lontiumsemi.com)**

**Technical support: [support@lontium.com](mailto:support@lontium.com)**

**Sales: [sales@lontium.com](mailto:sales@lontium.com)**